- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4597 > KSZ8695PI (Micrel Inc)IC ARM9 W/MMU 5PORT 289-PBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | KSZ8695PI |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 24/42頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ARM9 W/MMU 5PORT 289-PBGA |
| 標(biāo)準(zhǔn)包裝： | 84 |
| 系列： | * |
| 類型： | * |
| 應(yīng)用： | * |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 289-PBGA |
| 供應(yīng)商設(shè)備封裝： | 289-PBGA（19x19） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁(yè)面： | 1080 (CN2011-ZH PDF) |
| 配用： | 576-1623-ND - BOARD EVALUATION KSZ8695P-MMB |
| 其它名稱： | 576-2111 KSZ8695PI-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)
Micrel, Inc.
KS8695P
May 2006
30
M9999-051806
General Purpose I/O Pins (continued)
Pin
Name
I/O Type
(1)
Description
D1
PCLKOUT3
O
PCI clock output 3. In host bridge mode driven as 33MHz
In guest bridge mode, this signal is reserved
C1
PCLKOUT2
O
PCI clock output 2. In host bridge mode driven as 33MHz
In guest bridge mode, this signal is reserved
B1
PCLKOUT1
O
PCI clock output 1. In host bridge mode driven as 33MHz
In guest bridge mode, this signal is reserved
A2
PCLKOUT0
O
PCI clock output 0. In host bridge mode driven as 33MHz
In guest bridge mode, this signal is reserved
B10
CLKRUNN
I/O
This is a cardbus only signal. The CLKRUNN signal is used by portable cardbus
devices to request that the system turn on the bus clock. Output is always active in
cardbus and miniPCI modes.
D2
MPCIACTN
O
MiniPCI active. This signal is asserted by the PCI device to indicate that its current
function requires full system performance. MPCIACTN is an open drain output
signal. In miniPCI mode, this signal is always low.
D3
PBMS
I
PCI bridge mode select. This selects the operating mode for the PCI bridge. When
PBMS is high, the host bridge mode is selected and the on-chip PCI bus arbiter is
enabled. When PBMS is low, the guest bridge mode is selected and the on-chip
arbiter is disabled.
Advanced Memory Interface (SDRAM/ROM/FLASH/SRAM/EXTERNAL I/O)
Pin
Name
I/O Type
(1)
Description
T7
SDICLK
I
SDRAM Clock In: SDRAM clock input for the SDRAM memory controller interface.
U7
SDOCLK
O
System/SDRAM Clock Out: Output of the internal system clock, it is also used as
the clock signal for SDRAM interface.
P4
ADDR21/BA1
O
Address Bit 21/Bank Address Input 1: Address bit 21 for asynchronous accesses.
Bank Address Input bit 1 for SDRAM accesses.
P3
ADDR20/BA0
O
Address Bit 20/Bank Address Input 0: Address bit 20 for asynchronous accesses.
Bank Address Input bit 0 for SDRAM accesses.
M3
M2
M1
N4
N3
N2
N1
P2
P1
R3
R2
R1
T2
T1
U1
U2
T3
U3
T4
U4
ADDR[19]
ADDR[18]
ADDR[17]
ADDR[16]
ADDR[15]
ADDR[14]
ADDR[13]
ADDR[12]
ADDR[11]
ADDR[10]
ADDR[9]
ADDR[8]
ADDR[7]
ADDR[6]
ADDR[5]
ADDR[4]
ADDR[3]
ADDR[2]
ADDR[1]
ADDR[0]
O
Address Bus: The 22-bit address bus (including ADDR[21:20] above) covers 4M
word memory space shared by ROM/SRAM/FLASH, SDRAM, and external I/O
banks. During the SDRAM cycles, the internal address bus is used to generate RAS
and CAS addresses for the SDRAM. The number of column address bits in the
SDRAM banks can be programmed from 8 to 11 bits via the SDRAM control
registers. ADDR[12:0] are the SDRAM address and ADDR[21:20] are the SDRAM
bank address. During other cycles, the ADDR[21:0] is the byte address of the data
transfer. For SDRAM and FLASH/ROM/SRAM, connect all address lines, i.e. A0 to
A0, A1 to A1, etc. The memory controller automatically handles address line
adjustments for the 8/16/32 bit accesses. For external I/O devices, the user needs
to connect address lines for 8/16/32 bit accesses.
Note
:
1. I = Input.
O = Output.
I/O = Bidirectional.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8999 | IC SWITCH 10/100 9PORT 208PQFP |
| KSZ8997 | IC SWITCH 10/100 8PORT 128PQFP |
| KSZ8995FQI | IC SWITCH 10/100 5PORT 128-PQFP |
| AD9970BCPZ | IC PROCESSOR CCD SIGNAL 32LFCSP |
| ADP5587ACPZ-R7 | IC EXPANDER/KEYBOARD CTRLR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8695P-MDP-EVAL | 功能描述:網(wǎng)絡(luò)開發(fā)工具 KSZ88695P-MDP Evaluation Board RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V |
| KSZ8695P-MMB-EVAL | 功能描述:網(wǎng)絡(luò)開發(fā)工具 KSZ8695P-MMB Evaluation Board RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V |
| KSZ8695PX | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Integrated Multi-Port Gateway Solution w/ Single PCI(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| KSZ8695PX-EVAL | 功能描述:網(wǎng)絡(luò)開發(fā)工具 KSZ8695PX Evaluation Board RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V |
| KSZ8695X | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Integrated Multi-Port Gateway Solution (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。