- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1932 > KSZ9021GN TR (Micrel Inc)TXRX ETHERNET GB GMII/MII 64MLF PDF資料下載
參數(shù)資料
| 型號： | KSZ9021GN TR |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 10/53頁 |
| 文件大?。?/td> | 0K |
| 描述： | TXRX ETHERNET GB GMII/MII 64MLF |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 8/8 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-QFN（8x8） |
| 包裝： | 帶卷 (TR) |
| 配用： | 576-3873-ND - BOARD EVALUATION FOR KSZ9021GN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
Micrel, Inc.
KSZ9021GN
September 2010
18
M9999-091010-1.1
Timing Recovery Circuit
In 1000Base-T mode, the mixed-signal clock recovery circuit together with the digital phase locked loop is used to
recover and track the incoming timing information from the received data. The digital phase locked loop has very low
long-term jitter to maximize the signal-to-noise ratio of the receive signal.
The 1000Base-T slave PHY is required to transmit the exact receive clock frequency recovered from the received data
back to the 1000Base-T master PHY. Otherwise, the master and slave will not be synchronized after long transmission.
Additionally, this helps to facilitate echo cancellation and NEXT removal.
Adaptive Equalizer
In 1000Base-T mode, the adaptive equalizer provides the following functions:
Detection for partial response signaling
Removal of NEXT and ECHO noise
Channel equalization
Signal quality is degraded by residual echo that is not removed by the analog hybrid and echo due to impedance
mismatch. The KSZ9021GN employs a digital echo canceller to further reduce echo components on the receive signal.
In 1000Base-T mode, data transmission and reception occurs simultaneously on all four pairs of wires (four channels).
This results in high frequency cross-talk coming from adjacent wires. The KSZ9021GN employs three NEXT cancellers
on each receive channel to minimize the cross-talk induced by the other three channels.
In 10Base-T/100Base-TX mode, the adaptive equalizer needs only to remove the inter-symbol interference and recover
the channel loss from the incoming data.
Trellis Encoder and Decoder
In 1000Base-T mode, the transmitted 8-bit data is scrambled into 9-bit symbols and further encoded into 4D-PAM5
symbols. The initial scrambler seed is determined by the specific PHY address to reduce EMI when more than one
KSZ9021GN are used on the same board. On the receiving side, the idle stream is examined first. The scrambler seed,
pair skew, pair order and polarity have to be resolved through the logic. The incoming 4D-PAM5 data is then converted
into 9-bit symbols and then de-scrambled into 8-bit data.
Functional Description: Additional 10/100/1000 PHY Features
Auto MDI/MDI-X
The Automatic MDI/MDI-X feature eliminates the need to determine whether to use a straight cable or a crossover cable
between the KSZ9021GN and its link partner. This auto-sense function detects the MDI/MDI-X pair mapping from the
link partner, and then assigns the MDI/MDI-X pair mapping of the KSZ9021GN accordingly.
The following table shows the KSZ9021GN 10/100/1000 pin-out assignments for MDI/MDI-X pin mapping.
MDI
MDI-X
Pin (RJ-45 pair)
1000Base-T
100Base-TX
10Base-T
1000Base-T
100Base-TX
10Base-T
TXRXP/M_A (1,2)
A+/-
TX+/-
B+/-
RX+/-
TXRXP/M_B (3,6)
B+/-
RX+/-
A+/-
TX+/-
TXRXP/M_C (4,5)
C+/-
Not used
D+/-
Not used
TXRXP/M_D (7,8)
D+/-
Not used
C+/-
Not used
Table 1. MDI / MDI-X Pin Mapping
Auto MDI/MDI-X is enabled by default. It is disabled by writing a one to register 28 (1Ch) bit 6. MDI and MDI-X mode is
set by register 28 (1Ch) bit 7 if auto MDI/MDI-X is disabled.
An isolation transformer with symmetrical transmit and receive data paths is recommended to support auto MDI/MDI-X.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ9021GQI | TXRX GIG ETH GMII/MII 128-PQFP |
| KSZ9021RL | IC TXRX 10/100/1000 SGL 64LQFP |
| KSZ9692PB | IC ARM9 PHY 5MBPS 400-PBGA |
| KSZ9692XPB | IC ARM9 PHY 5MBPS 400-PBGA |
| KXPC823ZT81B2T | IC MPU POWERQUICC 81MHZ 256-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ9021GQ | 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with GMII/MII, Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ9021GQI | 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver w/ GMII/MII, I-Temp RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ9021RL | 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with GMII RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ9021RL-EVAL | 制造商:Micrel Inc 功能描述:GIGABIT ETHERNET TRANSCEIVER W 制造商:Micrel Inc 功能描述:KIT EVALUATION FOR KSZ9021RL |
| KSZ9021RLI | 功能描述:以太網(wǎng) IC Gigabit Ethernet Transceiver with RGMII, I-Temp RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。