- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30721 > LA72700V SPECIALTY CONSUMER CIRCUIT, PDSO36 PDF資料下載
參數(shù)資料
| 型號： | LA72700V |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO36 |
| 封裝： | 0.275 INCH, SSOP-36 |
| 文件頁數(shù)： | 4/16頁 |
| 文件大?。?/td> | 517K |
| 代理商： | LA72700V |
LC72710W, 72710LW
No.6166-12/30
Data Update Timing for Read Registers
The data in the two read registers (the status register at address 01H and the block number register at address 02H) is
updated in the 1 ms interval between 1 ms prior to the output of the interrupt control signal (INT) and a point
immediately before the INT output.
In normal processing, when an interrupt occurs, the application will first determine the nature of the data packet that
will be output by the current interrupt signal by reading out the status register, and determine if it is necessary to read
out that data. For example, if error correction failed and the erroneous data is not required, the application should
simply wait for the next interrupt.
If the CCB interface is used, the application reads out the data from CCB address #FB, and determines the status from
the additional 16 bits of data. It then either reads out the following data or sets the CE signal low to cancel the readout.
Applications can also read out data asynchronously with respect to the interrupt signal. In this case, the application
checks the current reception status by reading out the status register and checking bit 6 (data received in the block
synchronized state) and bit 5 (data received in the frame synchronized state). In this case, using data for which bit 7
(VH) is 0 provides superior real time characteristics.
CPU Interface Timing <Parallel Mode>
Register Read Timing
* tHARD stipulates the earliest timing for A0 to A3 and CS.
CS
RD
RDY
A0 to A3
tSARD
tDRDY
tWRDY
tWRDL1, tWRDL2
tCYRD
tHARD
tRDH
VALID
OUTPUT
DATn
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LA72700V | SPECIALTY CONSUMER CIRCUIT, PDSO36 |
| LA72702NV | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| LA72702NV | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| LA72702VA | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| LA7270 | 2 CHANNEL, VIDEO PREAMPLIFIER, PDIP22 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LA72700V-MPB-E | 制造商:ON Semiconductor 功能描述:VIDEO ICS - Ammo Pack |
| LA72700V-N-MPB-E | 制造商:ON Semiconductor 功能描述:VIDEO ICS - Ammo Pack |
| LA72700V-N-TLM-E | 制造商:ON Semiconductor 功能描述:VIDEO ICS - Tape and Reel 制造商:ON Semiconductor 功能描述:REEL / VIDEO ICS |
| LA72702NV | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Monolithic Linear IC For US TV BTSC Decoder |
| LA72702NV-MPB-E | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。