參數(shù)資料
型號: LAMXO2280E-3FTN324E
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 6/77頁
文件大小: 0K
描述: IC FPGA AUTO 2.28KLUTS 324-BGA
標準包裝: 84
系列: LA-MachXO
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 5.1ns
電壓電源 - 內(nèi)部: 1.14 V ~ 1.26 V
宏單元數(shù): 1140
輸入/輸出數(shù): 271
工作溫度: -40°C ~ 125°C
安裝類型: 表面貼裝
封裝/外殼: 324-LBGA
供應(yīng)商設(shè)備封裝: 324-FTBGA(19x19)
包裝: 托盤
2-11
Architecture
Lattice Semiconductor
LA-MachXO Automotive Family Data Sheet
Bus Size Matching
All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB
word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for
each port varies, this mapping scheme applies to each port.
RAM Initialization and ROM Operation
If desired, the contents of the RAM can be pre-loaded during device conguration. By preloading the RAM block
during the chip conguration cycle and disabling the write controls, the sysMEM block can also be utilized as a
ROM.
Memory Cascading
Larger and deeper blocks of RAMs can be created using EBR sysMEM Blocks. Typically, the Lattice design tools
cascade memory transparently, based on specic design inputs.
Single, Dual, Pseudo-Dual Port and FIFO Modes
Figure 2-12 shows the ve basic memory congurations and their input/output names. In all the sysMEM RAM
modes, the input data and address for the ports are registered at the input of the memory array. The output data of
the memory is optionally registered at the memory array output.
Figure 2-12. sysMEM Memory Primitives
EBR
AD[12:0]
DI[35:0]
CLK
CE
RST
WE
CS[2:0]
DO[35:0]
Single Port RAM
EBR
True Dual Port RAM
Pseudo-Dual Port RAM
ROM
AD[12:0]
CLK
CE
DO[35:0]
RST
CS[2:0]
EBR
ADA[12:0]
DIA[17:0]
CLKA
CEA
RSTA
WEA
CSA[2:0]
DOA[17:0]
ADB[12:0]
DIB[17:0]
CLKB
CEB
RSTB
WEB
CSB[2:0]
DOB[17:0]
ADW[12:0]
DI[35:0]
CLKW
CEW
ADR[12:0]
DO[35:0]
CER
CLKR
WE
RST
CS[2:0]
FIFO
EBR
DI[35:0]
CLKW
RSTA
DO[35:0]
CLKR
RSTB
RE
RCE
FF
AF
EF
AE
WE
CEW
相關(guān)PDF資料
PDF描述
LC51024VG-75F676I IC XPLD 1024MC 7.5NS 676FPBGA
LC717A00AR-NH IC TOUCH SENSOR CAP-DGTL VCT28
LC75700T-MPB-E IC KEY SCANNING LSI 20TSSOP
LC87F2932AU-CD-E IC MCU 8BIT 32K FLASH 64TQLP
LFECP33E-4FN672I IC FPGA 32.8KLUTS 672FPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAMXO2280E-3TN100E 功能描述:CPLD - 復(fù)雜可編程邏輯器件 Auto Grade (AEC-Q100 ) MachXO2280E RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LAMXO2280E-3TN144E 功能描述:CPLD - 復(fù)雜可編程邏輯器件 Auto Grade (AEC-Q100 ) MachXO2280E RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LAMXO2280LUTSC-3FTN256E 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet
LAMXO2280LUTSC-3FTN324E 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet
LAMXO2280LUTSC-3TN100E 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet