- 您現在的位置：買賣IC網 > PDF目錄19735 > LAMXO2280E-3TN100E (Lattice Semiconductor Corporation)IC FPGA AUTO 2.28KLUTS 100-TQFP PDF資料下載
參數資料
| 型號： | LAMXO2280E-3TN100E |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數： | 7/77頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA AUTO 2.28KLUTS 100-TQFP |
| 標準包裝： | 90 |
| 系列： | LA-MachXO |
| 可編程類型： | 系統(tǒng)內可編程 |
| 最大延遲時間 tpd(1)： | 5.1ns |
| 電壓電源 - 內部： | 1.14 V ~ 1.26 V |
| 宏單元數： | 1140 |
| 輸入/輸出數： | 73 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-TQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁
2-12
Architecture
Lattice Semiconductor
LA-MachXO Automotive Family Data Sheet
The EBR memory supports three forms of write behavior for single or dual port operation:
1.
Normal – data on the output appears only during the read cycle. During a write cycle, the data (at the current
address) does not appear on the output. This mode is supported for all data widths.
2.
Write Through – a copy of the input data appears at the output of the same port. This mode is supported for all
data widths.
3.
Read-Before-Write – when new data is being written, the old contents of the address appears at the output.
This mode is supported for x9, x18 and x36 data widths.
FIFO Conguration
The FIFO has a write port with Data-in, CEW, WE and CLKW signals. There is a separate read port with Data-out,
RCE, RE and CLKR signals. The FIFO internally generates Almost Full, Full, Almost Empty and Empty Flags. The
Full and Almost Full ags are registered with CLKW. The Empty and Almost Empty ags are registered with CLKR.
The range of programming values for these ags are in Table 2-7.
Table 2-7. Programmable FIFO Flag Ranges
The FIFO state machine supports two types of reset signals: RSTA and RSTB. The RSTA signal is a global reset
that clears the contents of the FIFO by resetting the read/write pointer and puts the FIFO ags in their initial reset
state. The RSTB signal is used to reset the read pointer. The purpose of this reset is to retransmit the data that is in
the FIFO. In these applications it is important to keep careful track of when a packet is written into or read from the
FIFO.
Memory Core Reset
The memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchro-
nously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B respec-
tively. The Global Reset (GSRN) signal resets both ports. The output data latches and associated resets for both
ports are as shown in Figure 2-13.
Flag Name
Programming Range
Full (FF)
1 to (up to 2
N-1)
Almost Full (AF)
1 to Full-1
Almost Empty (AE)
1 to Full-1
Empty (EF)
0
N = Address bit width
相關PDF資料 |
PDF描述 |
|---|---|
| TPSA224K035R6000 | CAP TANT 0.22UF 35V 10% 1206 |
| GQM1885C1H180JB01D | CAP CER 18PF 50V 5% NP0 0603 |
| GQM2195C2A100JB01D | CAP CER 10PF 100V 5% NP0 0805 |
| GQM1885C1H120JB01D | CAP CER 12PF 50V 5% NP0 0603 |
| RGM31DTBT-S189 | CONN EDGECARD 62POS R/A .156 SLD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LAMXO2280E-3TN144E | 功能描述:CPLD - 復雜可編程邏輯器件 Auto Grade (AEC-Q100 ) MachXO2280E RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| LAMXO2280LUTSC-3FTN256E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO2280LUTSC-3FTN324E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO2280LUTSC-3TN100E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
| LAMXO2280LUTSC-3TN144E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LA-MachXO Automotive Family Data Sheet |
發(fā)布緊急采購，3分鐘左右您將得到回復。