tCASC Additional Delay for PT Cascading betwe" />
參數(shù)資料
型號: LC5256MV-4FN256C
廠商: Lattice Semiconductor Corporation
文件頁數(shù): 32/99頁
文件大?。?/td> 0K
描述: IC CPLD 256MACROCELLS 256FPBGA
標準包裝: 90
系列: ispXPLD® 5000MV
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 4.0ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 8
宏單元數(shù): 256
輸入/輸出數(shù): 141
工作溫度: 0°C ~ 90°C
安裝類型: 表面貼裝
封裝/外殼: 256-BGA
供應商設備封裝: 256-FPBGA(17x17)
包裝: 托盤
Lattice Semiconductor
ispXPLD 5000MX Family Data Sheet
34
tCASC
Additional Delay for
PT Cascading
between MFBs
0.71
0.80
0.89
0.92
1.33
ns
tCICOMFB
Carry Chain Delay,
MFB to MFB
0.35
0.39
0.44
0.46
0.66
ns
tCICOMC
Carry Chain Delay,
Macro-Cell to
Macro-Cell
0.10
0.11
0.13
0.13
0.19
ns
tFLAG
Routing Delay for
Extended Function
Flags
2.62
2.94
3.27
3.40
4.91
ns
tFLAGEXP
Additional Flag
Delay when
Expanding Data
Widths
tFLAGFULL,
tFLAGAFULL,
tFLAGEMPTY,
tFLAGAEMPTY
2.57
2.89
3.21
3.34
4.82
ns
tSUM
Counter Sum Delay
tPTSA
0.80
0.90
1.00
1.04
1.50
ns
Optional Adjusters
tBLA
Block Loading
Adder
tROUTE
0.04
0.04
0.05
0.05
0.07
ns
tEXP
PT Expander Adder
tROUTE
0.53
0.60
0.66
0.69
0.99
ns
tINDIO
Additional Delay for
the Input Register
tINREG
0.50
0.56
0.63
0.65
0.94
ns
tPLL_SEC_DELAY
Secondary PLL
Output Delay
tPLL_DELAY
0.91
0.91
0.91
0.91
0.91
ns
tINEXP
MFB Input Extender
tROUTE
0.62
0.70
0.78
0.81
1.16
ns
Input and Output Buffer Delays
tIOI
Input Buffer Selec-
tion Adder
tGCLK_IN, tIN,
tGOE, tRST
Refer to sysIO Adjuster Tables
ns
tIOO
Output Buffer
Selection Adder
tBUF
ns
FIFO
tFIFOWCLKS
Write Data Setup
before Write Clock
Time
-0.27
-0.27
-0.22
-0.22
-0.21
ns
tFIFOWCLKH
Write Data Hold
after Write Clock
Time
-0.01
-0.01
-0.01
-0.01
-0.01
ns
tFIFOCLKSKEW
Opposite Clock
Cycle Delay
1.40
1.40
1.76
1.76
1.83
ns
tFIFOFULL
Write Clock to Full
Flag Delay
3.08
3.08
3.85
3.85
4.00
ns
tFIFOAFULL
Write Clock to
Almost Full Flag
Delay
3.08
3.08
3.86
3.86
4.01
ns
tFIFOEMPTY
Read Clock to
Empty Flag Delay
3.08
3.08
3.86
3.86
4.01
ns
tFIFOAEMPTY
Read Clock to
Almost Empty Flag
Delay
3.08
3.08
3.86
3.86
4.01
ns
ispXPLD 5000MX Family Internal Switching Characteristics (Continued)
Over Recommended Operating Conditions
Parameter
Description
Base
Parameter
-4
-45
-5
-52
-75
Units
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
SELECT
DEVICES
DISCONTINUED
相關(guān)PDF資料
PDF描述
VI-B52-CY-F1 CONVERTER MOD DC/DC 15V 50W
TOP222GN-TL IC OFFLINE SWIT PWM OCP HV 8SMD
VI-B51-CY-F4 CONVERTER MOD DC/DC 12V 50W
GBB06DHFD CONN CARDEDGE 12POS .050" SMD
MAX5935CAX+T IC CTRLR POWER QUAD 36-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC5256MV-4FN256I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5256MV-4FN484C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5256MV-4FN484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5256MV-4FN672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family
LC5256MV-4FN672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family