- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄43903 > LC72148V PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | LC72148V |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| 封裝： | SSOP-24 |
| 文件頁數(shù)： | 3/21頁 |
| 文件大?。?/td> | 170K |
| 代理商： | LC72148V |
No. 6974-11/21
LC72148V
Continued from preceding page.
Number
Control block/data
Description
Related data
CTS1 and CTS0 select the input pin (HCTR or LCTR) for the general-purpose counter.
CTE controls the general-purpose counter measurement operation.
CTE = 1: Starts the count
= 0: Resets the counter
GT1 and GT0 determine the general-purpose counter measurement time (in frequency mode)
and number of periods (in period mode)
When CTE is 0, pulling down the input is disabled by setting CTP to 1.
Note: The wait time will be 1 to 2 ms.
However, CTP must be set to 1 at least 4 ms before CTE is set to 1.
The input sensitivity is reduced when CTC is set to 1. (Sensitivity: 10 to 30 mVrms)
* See the “Structure of the General-Purpose Counter” item for details.
H/I-6
L/I-7
(6)
General-purpose counter
control data
CTS0, CTS1
CTE
GT0, GT1
CTP
CTC
This data specifies the I/O direction of the shared-function I/O pins (I/O-1 to I/O-5).
Data = 0: Input port
= 1: Output port
OUT1 to OUT5
ULD
(7)
I/O port control data
I/O-1 to I/O-5
This data determines the output from the output ports O-1 to O-7.
Data = 0: Low
= 1: Open or high
This data is invalid if input port operation or unlocked state output is specified.
I/O-1 to I/O-5
ULD
(8)
Output port data
OUT1 to OUT7
Sets the general-purpose counter pins to function as input ports.
H/I-6 = 0: I-6 (input port)
= 1: HCTR (general-purpose counter)
L/I-3 = 0: I-7 (input port)
= 1: LCTR (general-purpose counter)
CTS0
CTS1
(9)
General-purpose counter
input control data
H/I-6, L/I-7
UL0 and UL1 select the phase error (E) detection width used for judging the PLL locked state.
If a phase error in excess of the widths listed in the table below occurs, the PLL will be seen to
be in the unlocked state. When unlocked, the detection pin goes low.
(* : don’t care)
ULD
DT0, DT1
(10)
Unlocked state detection
data
UL0, UL1
CTS1
CTS0
Input pin
Measurement mode
1
*
HCTR
Frequency
0
1
LCTR
Frequency
0
LCTR
Period
UL1
UL0
E detection width
Detection output
0
Stopped
Open
0
1
0
E is output directly.
1
0
±0.56 s
E is extended by 1 to 2 ms.
1
±1.11 s
E is extended by 1 to 2 ms.
GT1
GT0
Frequency measurement
Period measurement
Measurement time
Wait time
0
4 ms
3 to 4 ms
1 period
0
1
8
3 to 4
1 period
1
0
32
7 to 8
2 periods
1
64
7 to 8
2 periods
E
DO
I/O-5
1 to 2 ms
Extension
Unlocked state output
Continued on next page.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72191M | PLL FREQUENCY SYNTHESIZER, 40 MHz, PDSO24 |
| LC7730M | PULSE; RECTANGULAR, TIMER, PDSO16 |
| LC8390M | SPECIALTY ANALOG CIRCUIT, PDSO30 |
| LC99251GL | SPECIALTY ANALOG CIRCUIT, CQCC18 |
| LC9997M | SPECIALTY ANALOG CIRCUIT, DFM20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72148V-MPB-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Ammo Pack 制造商:ON Semiconductor 功能描述:Phase Locked Loops - PLL |
| LC72148V-TLM-E | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LC7215 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:MW/LW PLL Frequency Synthesizers |
| LC72151V | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PLL Frequency Synthesizer for Electronic Tuning in Car Audio Systems |
| LC72151VS-MPB-E | 制造商:ON Semiconductor 功能描述:PLL FREQUENCY SYNTHESIZER - Ammo Pack |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。