- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358770 > LC8905V (Sanyo Electric Co.,Ltd.) Digital Audio Interface Receiver(數(shù)字音頻接口接收器) PDF資料下載
參數(shù)資料
| 型號(hào)： | LC8905V |
| 廠商： | Sanyo Electric Co.,Ltd. |
| 英文描述： | Digital Audio Interface Receiver(數(shù)字音頻接口接收器) |
| 中文描述： | 數(shù)字音頻接口接收器（數(shù)字音頻接口接收器） |
| 文件頁數(shù)： | 13/16頁 |
| 文件大?。?/td> | 223K |
| 代理商： | LC8905V |
3. The following output settings can be controlled:
Channel status (C bit) output
Subcode Q data output
Status ID and shortening ID detection for DAT that use subcodes
C bit output
This function presumes that this IC will be used in consumer mode and thus only handles the first 32 bits.
The flag is fixed at the high level (although there is no flag in the type 1 microprocessor interface timing), and the
data format is LSB first.
Error and update checking is not applied to the data.
The internal shift register is reset if a PLL lock error occurs.
An interval of at least 6 msec must be provided between consecutive data readout operations.
Subcode Q output
Subcode Q can be read out after the fall of the DQSY/LD signal. Also note that the data is updated every time this
signal falls. However, this signal will not be output (fall) unless 96 bits of subcode Q data (include the CRC check
bits) is input.
The flag outputs a high when the CRC check passes, and low if the CRC check fails.
The bit order is LSB first within each byte of the 80 bits of subcode Q data.
ID detection
The start ID and shortening ID are only detected when the DAT category code (1100000L) is received.
These IDs are detected as follows:
— A low pulse is output from DQSY/LD if a start ID (R
0
) or a shortening ID (L
1
) is detected following a sync
signal (L
0
).
— After this signal, data can be read out from SRDT/DO by inputting the same address value as that used for
subcode Q data to SWDT/DI.
Figure 4 User Data for DAT that Use Subcodes
The table below shows the relationship between the sync signal (L
0
), the start ID (R
0
), the shortening ID (L
1
), and
the data output.
Output pins
The output scheme used for SRDT/DO differs depending on the microprocessor interface format selected by
CKSEL.
No. 5237-13/16
LC8905V
(L
0
): SYNC
(R
0
): Start ID
(L
1
): Shortening ID
Flags + 80 data bits
H
H
H
L
L
H
all H
all L
Detected ID
Start ID
Shortening ID
CKSEL
Format
SRDT/DO
L
Figure 2
Open-drain output
H
Figure 3
Three-state output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC89060 | 6-Bit Video D/A Converter(6位視頻高速D/A轉(zhuǎn)換器) |
| LC89066 | 6-Bit Video D/A Converter(6位視頻高速D/A轉(zhuǎn)換器) |
| LC89080 | Video Signal 3-Channel 8-Bit D/A Converter(視頻信號(hào)電流輸出3通道8位D/A轉(zhuǎn)換器) |
| LC89081Q | Video Signal 3-Channel 8-Bit D/A Converter(視頻信號(hào)電流輸出3通道8位D/A轉(zhuǎn)換器) |
| LC89086M | 8 Bit A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC89060 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:6-Bit Video D/A Converters |
| LC89060M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:6-Bit Video D/A Converters |
| LC89066 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:6-Bit Video A/D Converters |
| LC89066M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:6-Bit Video A/D Converters |
| LC89075WA-H | 功能描述:音頻發(fā)送器、接收器、收發(fā)器 AUDIO I/F RECEIVER + ADC RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數(shù)量:1 最大工作溫度:+ 70 C 接口類型:I2C, SPI 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。