參數資料
型號: LFECP6E-5F256I
廠商: Lattice Semiconductor Corporation
英文描述: LatticeECP/EC Family Data Sheet
中文描述: LatticeECP / EC的系列數據手冊
文件頁數: 3/117頁
文件大?。?/td> 557K
代理商: LFECP6E-5F256I
1-2
Introduction
Lattice Semiconductor
LatticeECP/EC Family Data Sheet
Introduction
The LatticeECP/EC family of FPGA devices has been optimized to deliver mainstream FPGA features at low cost.
For maximum performance and value, the LatticeECP (EConomy Plus) FPGA concept combines an ef
fi
cient FPGA
fabric with high-speed dedicated functions. Lattice’s
fi
rst family to implement this approach is the LatticeECP-DSP
(EConomy Plus DSP) family, providing dedicated high-performance DSP blocks on-chip. The LatticeEC (ECon-
omy) family supports all the general purpose features of LatticeECP devices without dedicated function blocks to
achieve lower cost solutions.
The LatticeECP/EC FPGA fabric, which was designed from the outset with low cost in mind, contains all the critical
FPGA elements: LUT-based logic, distributed and embedded memory, PLLs and support for mainstream I/Os.
Dedicated DDR memory interface logic is also included to support this memory that is becoming increasingly prev-
alent in cost-sensitive applications.
The ispLEVER
ceECP/EC family of FPGA devices. Synthesis library support for LatticeECP/EC is available for popular logic syn-
thesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its
fl
oor planning
tools to place and route the design in the LatticeECP/EC device. The ispLEVER tool extracts the timing from the
routing and back-annotates it into the design for timing veri
fi
cation.
design tool from Lattice allows large complex designs to be ef
fi
ciently implemented using the Latti-
Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE modules for the LatticeECP/EC
family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their
design, increasing their productivity.
相關PDF資料
PDF描述
LFECP6E-5F484C Precision Chopper-Stabilized Operational Amplifier 8-SOIC
LFECP6E-5F484I LatticeECP/EC Family Data Sheet
LFECP6E-5F672I LatticeECP/EC Family Data Sheet
LFECP6E-5F900I LatticeECP/EC Family Data Sheet
LFECP6E-5T100C Precision Chopper-Stabilized Operational Amplifier 14-PDIP
相關代理商/技術參數
參數描述
LFECP6E-5F484C 功能描述:FPGA - 現場可編程門陣列 6.1 LUT 224 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFECP6E-5F484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP6E-5F672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP6E-5F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFECP6E-5F900C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet