- 您現在的位置：買賣IC網 > PDF目錄358799 > LH7A400 (Sharp Corporation) 32-Bit System-on-Chip PDF資料下載
參數資料
| 型號： | LH7A400 |
| 廠商： | Sharp Corporation |
| 英文描述： | 32-Bit System-on-Chip |
| 中文描述： | 32位系統級芯片 |
| 文件頁數： | 28/53頁 |
| 文件大小： | 446K |
| 代理商： | LH7A400 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
LH7A400
32-Bit System-on-Chip
28
12/8/03
Preliminary Data Sheet
External Bus Interface
The external bus interface allows the ARM922T,
LCD controller and DMA engine access to an external
memory system. The LCD controller has access to an
internal frame buffer in embedded SRAM and an exten-
sion buffer in Synchronous Memory for large displays.
The processor and DMA engine share the main system
bus, providing access to all external memory devices
and the embedded SRAM frame buffer.
An arbitration unit ensures that control over the
External Bus Interface (EBI) is only granted when an
existing access has been completed. See Figure 5.
Embedded SRAM
The amount of Embedded SRAM contained in the
LH7A400 is 80KB. This Embedded memory is designed
to be used for storing code, data, or LCD frame data
and to be contiguous with external SDRAM. The 80KB
is large enough to store a QVGA panel (320 × 240) at 8
bits per pixel, equivalent to 70KB of information.
Containing the frame buffer on chip reduces the
overall power consumed in any application that uses
the LH7A400. Normally, the system has to perform
external accesses to acquire this data. The LCD con-
troller is designed to automatically use an overflow
frame buffer in SDRAM if a larger screen size is
required. This overflow buffer can be located on any
4KB page boundary in SDRAM, allowing software to
set the MMU (in the LCD controller) page tables such
that the two memory areas appear contiguous. Byte,
Half-Word and Word accesses are permissible.
Asynchronous Memory Controller
The Asynchronous memory controller is incorpo-
rated as part of the memory controller to provide an
interface between the AMBA AHB system bus and
external (off-chip) memory devices.
The Asynchronous Memory Controller provides sup-
port for up to eight independently configurable memory
banks simultaneously. Each memory bank is capable
of supporting:
SRAM
ROM
Flash EPROM
Burst ROM memory.
Each memory bank may use devices using either 8-,
16-, or 32-bit external memory data paths. The memory
controller can be configured to support either little-
endian or big-endian operation.
The memory banks can be configured to support:
Non-burst read and write accesses only to high-
speed CMOS static RAM.
Non-burst write accesses, nonburst read accesses
and asynchronous page mode read accesses to
fast-boot block flash memory.
Figure 4. Memory Mapping for Each Boot Mode
ASYNCHRONOUS MEMORY (nCS0)
SYNCHRONOUS MEMORY (nSCS2)
F000.0000
E000.0000
SYNCHRONOUS MEMORY (nSCS1)
D000.0000
C000.0000
SYNCHRONOUS MEMORY (nSCS0)
RESERVED
EMBEDDED SRAM
B001.4000
B000.0000
RESERVED
8000.3800
8000.2000
AHB INTERNAL REGISTERS
APB INTERNAL REGISTERS
8000.0000
7000.0000
ASYNCHRONOUS MEMORY (CS7)
ASYNCHRONOUS MEMORY (CS6)
6000.0000
5000.0000
PCMCIA/CompactFlash (nPCSLOTE2)
PCMCIA/CompactFlash (nPCSLOTE1)
4000.0000
ASYNCHRONOUS MEMORY (nCS3)
ASYNCHRONOUS MEMORY (nCS2)
2000.0000
3000.0000
1000.0000
ASYNCHRONOUS MEMORY (nCS1)
SYNCHRONOUS ROM (nSCS3)
0000.0000
SYNCHRONOUS MEMORY BOOT
SYNCHRONOUS MEMORY (nSCS3)
SYNCHRONOUS MEMORY (nSCS2)
SYNCHRONOUS MEMORY (nSCS1)
SYNCHRONOUS MEMORY (nSCS0)
RESERVED
EMBEDDED SRAM
RESERVED
AHB INTERNAL REGISTERS
APB INTERNAL REGISTERS
ASYNCHRONOUS MEMORY (CS7)
ASYNCHRONOUS MEMORY (CS6)
PCMCIA/CompactFlash (nPCSLOTE2)
PCMCIA/CompactFlash (nPCSLOTE1)
ASYNCHRONOUS MEMORY (nCS3)
ASYNCHRONOUS MEMORY (nCS2)
ASYNCHRONOUS MEMORY (nCS1)
ASYNCHRONOUS ROM (nCS0)
256MB
256MB
256MB
256MB
256MB
256MB
256MB
256MB
256MB
80KB
256MB
256MB
256MB
ASYNCHRONOUS MEMORY BOOT
LH7A400-6
相關PDF資料 |
PDF描述 |
|---|---|
| LH7A400N0B000 | 32-Bit System-on-Chip |
| LH7A400N0C000 | 32-Bit System-on-Chip |
| LH7A400N0E000 | 32-Bit System-on-Chip |
| LH7A400N0W000 | 32-Bit System-on-Chip |
| LH7A404 | 32 BIT SYSTEM ON CHIP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LH7A400N0B000 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:32-Bit System-on-Chip |
| LH7A400N0B000B3A | 功能描述:IC ARM9 BLUESTREAK MCU 256PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:BlueStreak ; LH7A 產品培訓模塊:The Ultra-Low Power MSP430 MSP430 Overview MSP430 Design Tools MSP430 Peripherals MSP430x2xx/4xx and Wireless Overview Portable Medical Solutions with MSP430 MSP430 for Utility Metering Solutions MSP430: How to JTAG MSP430, How To Use the Clock System Grace Software Graphical User Interface MCU Overview Driver Library MSP430Ware Overview 標準包裝:1 系列:MSP430x4xx 核心處理器:RISC 芯體尺寸:16-位 速度:8MHz 連通性:SPI，UART/USART 外圍設備:欠壓檢測/復位，LCD，POR，PWM，WDT 輸入/輸出數:48 程序存儲器容量:32KB（32K x 8 + 256B） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 3.6 V 數據轉換器:A/D 8x12b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 包裝:Digi-Reel® 其它名稱:296-26232-6 |
| LH7A400N0B000B3A,551 | 制造商:NXP Semiconductors 功能描述: |
| LH7A400N0B000B5,551 | 制造商:NXP Semiconductors 功能描述: |
| LH7A400N0C000 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:32-Bit System-on-Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復。