- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄3798 > LPC1224FBD48/101,1 (NXP Semiconductors)MCU 32BIT 32K FLASH 4K 48-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC1224FBD48/101,1 |
| 廠(chǎng)商： | NXP Semiconductors |
| 文件頁(yè)數(shù)： | 43/61頁(yè) |
| 文件大小： | 0K |
| 描述： | MCU 32BIT 32K FLASH 4K 48-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | LPC1200 Series for Industrial Control |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 系列： | LPC1200 |
| 核心處理器： | ARM? Cortex?-M0 |
| 芯體尺寸： | 32-位 |
| 速度： | 45MHz |
| 連通性： | I²C，IrDA，Microwire，SPI，SSI，SSP，UART/USART |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，DMA，POR，WDT |
| 輸入/輸出數(shù)： | 39 |
| 程序存儲(chǔ)器容量： | 32KB（32K x 8） |
| 程序存儲(chǔ)器類(lèi)型： | 閃存 |
| RAM 容量： | 4K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 3 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 8x10b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 48-LQFP |
| 包裝： | 托盤(pán) |
| 其它名稱(chēng)： | 568-5153 LPC1224FBD48/201 LPC1224FBD48/201,1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)當(dāng)前第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)
LPC122X
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 2 — 26 August 2011
48 of 61
NXP Semiconductors
LPC122x
32-bit ARM Cortex-M0 microcontroller
11.5 I2C-bus
[1]
Parameters are valid over operating temperature range unless otherwise specified.
[2]
tHD;DAT is the data hold time that is measured from the falling edge of SCL; applies to data in transmission and the acknowledge.
[3]
A device must internally provide a hold time of at least 300 ns for the SDA signal (with respect to the VIH(min) of the SCL signal) to
bridge the undefined region of the falling edge of SCL.
[4]
Cb = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall times are allowed.
[5]
The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage tf is specified at
250 ns. This allows series protection resistors to be connected in between the SDA and the SCL pins and the SDA/SCL bus lines
without exceeding the maximum specified tf.
[6]
In Fast-mode Plus, fall time is specified the same for both output stage and bus timing. If series resistors are used, designers should
allow for this when considering bus timing.
[7]
The maximum tHD;DAT could be 3.45 s and 0.9 s for Standard-mode and Fast-mode but must be less than the maximum of tVD;DAT or
tVD;ACK by a transition time. This maximum must only be met if the device does not stretch the LOW period (tLOW) of the SCL signal. If
the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
[8]
tSU;DAT is the data set-up time that is measured with respect to the rising edge of SCL; applies to data in transmission and the
acknowledge.
[9]
A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system but the requirement tSU;DAT = 250 ns must then be met.
This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the
LOW period of the SCL signal, it must output the next data bit to the SDA line tr(max) + tSU;DAT = 1000 + 250 = 1250 ns (according to the
Standard-mode I2C-bus specification) before the SCL line is released. Also the acknowledge timing must meet this set-up time.
Table 16.
Dynamic characteristic: I2C-bus pins
Symbol
Parameter
Conditions
Min
Max
Unit
fSCL
SCL clock frequency
Standard-mode
0
kHz
Fast-mode
0
400
kHz
Fast-mode Plus
0
1
MHz
tf
fall time
of both SDA and
SCL signals
Standard-mode
-300
ns
Fast-mode
20 + 0.1
C
b
300
ns
Fast-mode Plus
-
120
ns
tLOW
LOW period of the SCL clock
Standard-mode
4.7
-
s
Fast-mode
1.3
-
s
Fast-mode Plus
0.5
-
s
tHIGH
HIGH period of the SCL clock
Standard-mode
4.0
-
s
Fast-mode
0.6
-
s
Fast-mode Plus
0.26
-
s
tHD;DAT
data hold time
Standard-mode
0
-
s
Fast-mode
0
-
s
Fast-mode Plus
0
-
s
tSU;DAT
data set-up time
Standard-mode
250
-
ns
Fast-mode
100
-
ns
Fast-mode Plus
50
-
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USB-A-S-S-B-TH | USB TYPE A BLACK SNGL T/H |
| MUSB-05-S-AB-SM-A-TR | CONN USB F 5 POS 0.8MM SOLDER |
| C8051F236-GQ | IC 8051 MCU 8K FLASH 48TQFP |
| USB-B-S-F-B-SM-R-TR | USB TYPE B 2.0 BLACK SMD |
| USB-A-S-F-W-SM2-R-TR | USB TYPE A WHITE SNGL SMD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC1224FBD48121 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:32-bit ARM Cortex-M0 microcontroller; up to 128 kB flash and 8 kB SRAM |
| LPC1224FBD48-121 | 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Up to 128 KB Flash and configurable peripherals for industrial control |
| LPC1224FBD64/101 | 制造商:NXP Semiconductors 功能描述:MCU, 32BIT, CORTEX-M0, 30MHZ, LQFP-64 制造商:NXP Semiconductors 功能描述:MCU, 32BIT, CORTEX-M0, 30MHZ, LQFP-64, Controller Family/Series:LPC1200, Core Size:32bit, No. of I/O's:55, Supply Voltage Min:3V, Supply Voltage Max:3.6V, Digital IC Case Style:LQFP, No. of Pins:64, Program Memory Size:32KB, RAM |
| LPC1224FBD64/101,1 | 功能描述:ARM微控制器 - MCU CORTEX M0 32K FL 4K DMA CRC ADC COMPARTR RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 處理器系列:STM32F373xx 數(shù)據(jù)總線(xiàn)寬度:32 bit 最大時(shí)鐘頻率:72 MHz 程序存儲(chǔ)器大小:256 KB 數(shù)據(jù) RAM 大小:32 KB 片上 ADC:Yes 工作電源電壓:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LQFP-48 安裝風(fēng)格:SMD/SMT |
| LPC1224FBD64/101,151 | 制造商:NXP Semiconductors 功能描述:Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。