- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358934 > LPC47M182-NW (STANDARD MICROSYSTEMS CORP) ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC PDF資料下載
參數(shù)資料
| 型號(hào)： | LPC47M182-NW |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP128 |
| 封裝： | 14 X 20 MM, 2.70 MM HEIGHT, LEAD FREE, QFP-128 |
| 文件頁(yè)數(shù)： | 25/228頁(yè) |
| 文件大?。?/td> | 1269K |
| 代理商： | LPC47M182-NW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)
SMSC DS – LPC47M192
Page 25
Rev. 03/30/05
DATASHEET
Other Pins:
-
IRTX2/GP35 (output, buffer powered by VTR)
-
GP53/TXD2(IRTX) (output, buffer powered by VTR)
-
GP60/LED1 (output, buffer powered by VTR)
-
GP61/LED2 (output, buffer powered by VTR)
6.4 32.768 kHz Trickle Clock Input
The LPC47M192 utilizes a 32.768 kHz trickle input to supply a clock signal for the fan tachometer logic, LED
blink and wake on specific key function.
6.4.1 INDICATION OF 32KHZ CLOCK
There is a bit to indicate whether or not the 32kHz clock input is connected to the LPC47M192. This bit is
located at bit 0 of the CLOCKI32 register at 0xF0 in Logical Device A. This register is powered by VTR and
reset on a VTR POR.
Bit[0] (CLK32_PRSN) is defined as follows:
0=32kHz clock is connected to the CLKI32 pin (default)
1=32kHz clock is not connected to the CLKI32 pin (pin is grounded).
Bit 0 controls the source of the 32kHz (nominal) clock for the fan tachometer logic, the LED blink logic and the “wake
on specific key” logic. When the external 32kHz clock is connected, that will be the source for the fan tachometer,
LED and “wake on specific key” logic. When the external 32kHz clock is not connected, an internal 32kHz clock
source will be derived from the 14MHz clock for the fan tachometer, LED and “wake on specific key” logic.
The following functions will not work under VTR power (VCC removed) if the external 32kHz clock is not connected.
These functions will work under VCC power even if the external 32 kHz clock is not connected.
Fan Tachometer
Wake on specific key
LED blink
6.5 Internal PWRGOOD
An internal PWRGOOD logical control is included to minimize the effects of pin-state uncertainty in the host
interface as V
cc
cycles on and off. When the internal PWRGOOD signal is “1” (active), V
cc
> 2.3V (nominal),
and the LPC47M192 host interface is active. When the internal PWRGOOD signal is “0” (inactive), V
cc
<=
2.3V (nominal), and the LPC47M192 host interface is inactive; that is, LPC bus reads and writes will not be
decoded.
The LPC47M192 device pins IO_PME#, CLOCKI32, KDAT, MDAT, nRI1, nRI2, RXD2 and most GPIOs (as
input) are part of the PME interface and remain active when the internal PWRGOOD signal has gone inactive,
provided V
TR
is powered. The IRTX2/GP35, GP53/TXD2(IRTX), GP60/LED1 and GP61/LED2 pins also
remain active when the internal PWRGOOD signal has gone inactive, provided V
TR
is powered. See Trickle
Power Functionality section. The internal PWRGOOD signal is also used to disable the IR Half Duplex
Timeout.
6.6 Maximum Current Values
See the “Operational Description” section for the maximum current values.
6.6.1 SUPER I/O FUNCTIONS
The maximum VTR current, I
TR
, is given with all outputs open (not loaded), and all inputs transitioning from/to
0V to/from 3.3V. The total maximum current for the part is the unloaded value PLUS the maximum current
sourced by the pin that is driven by VTR. The pins that are powered by VTR are as follows: GP42/nIO_PME,
IRTX2/GP35, GP53/TXD2(IRTX), GP60/LED1, GP61/LED2, and CLKI32. These pins, if configured as push-
pull outputs, will source a minimum of 6mA at 2.4V when driving.
The maximum VCC current, I
CC
, is given with all outputs open (not loaded) and all inputs transitioning from/to
0V to/from 3.3V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC47M192-NC | LPC SUPER I/O WITH HARDWARE MONITORING BLOCK |
| LPC47M192-NW | LPC SUPER I/O WITH HARDWARE MONITORING BLOCK |
| LPC47S422-MS | ENHANCED SUPER I/O WITH LPC INTERFACE FOR SERVER APPLICATIONS |
| LPC47S422QFP | ENHANCED SUPER I/O WITH LPC INTERFACE FOR SERVER APPLICATIONS |
| LPC47U33x | 100 Pin Enhanced Super I/O for LPC Bus with Consumer Features and SMBus Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC47M192 | 制造商:SMSC 制造商全稱:SMSC 功能描述:LPC SUPER I/O WITH HARDWARE MONITORING BLOCK |
| LPC47M192-NC | 功能描述:輸入/輸出控制器接口集成電路 Super I/O Contrllr RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| LPC47M192-NW | 功能描述:輸入/輸出控制器接口集成電路 Super I/O Contrllr RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| LPC47M262-NU | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
| LPC47M262-NU WAF | 制造商:SMSC 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。