參數(shù)資料
型號(hào): LPC47M192-NC
廠商: STANDARD MICROSYSTEMS CORP
元件分類: 外設(shè)及接口
英文描述: LPC SUPER I/O WITH HARDWARE MONITORING BLOCK
中文描述: MULTIFUNCTION PERIPHERAL, PQFP128
封裝: 14 X 20 MM, 2.70 MM THICKNESS, QFP-128
文件頁(yè)數(shù): 132/228頁(yè)
文件大?。?/td> 1269K
代理商: LPC47M192-NC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)當(dāng)前第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)
7.18.2.1.5 Slave Device Time-Out
The device will not time-out when SCLK is held low longer than T
TIME-OUT
Min = 25ms.
SMSC DS – LPC47M192
Page 132
Rev. 03/30/05
DATASHEET
7.18.2.1.6 Stretching the SCLK Signal
The Hardware Monitor Block supports stretching of the SCLK by other devices on the SMBus. The Hardware Monitor
Block does not stretch the SCLK.
7.18.2.1.7 SMBus Timing
The SMBus Slave Interface complies with the SMBus AC Timing Specification. See the SMBus timing in the “Timing
Diagram” section.
7.18.2.1.8 Bus Reset Sequence
The SMBus Slave Interface will reset and return to the idle state upon a START field followed immediately by a STOP
field.
7.18.2.1.9 SMBus Alert Response Address
The Hardware Monitor Block implements the SMBALERT# signal. The THERM# interrupt pin can be used as the
SMBALERT#. SMBALERT# is used in conjunction with the SMBus General Call Address, 0001 100.
The Hardware Monitor Block device can signal the host that it wants to talk by pulling the SMBALERT# low. The host
processes the interrupt and simultaneously accesses all SMBALERT# devices through a modified Receive Byte
operation with the Alert Response Address (ARA). The Hardware Monitor Block, which pulled SMBALERT# low, will
acknowledge the Alert Response Address and respond with its device address.
The host performs a modified Receive Byte operation with the alert response address. The 7-bit device address
provided by the Hardware Monitor Block device is placed in the 7 most significant bits of the byte. The eighth bit can
be a zero or one.
Table 61 - Modified SMBus Receive Byte Protocol Response to ARA
FIELD:
START
ALERT
RESPONSE
ADDRESS
7
RD
ACK
HW MONITOR
BLOCK SLAVE
ADDRESS
8
NACK
STOP
Bits:
1
1
1
1
1
After acknowledging the slave address, the Hardware Monitor Block must disengage its SMBALERT# pulldown. If the
condition that caused the interrupt remains, the Hardware Monitor Block will reassert the SMBALERT# on the next
monitoring cycle.
7.18.3 HARDWARE MONITORING BLOCK
The following sub-sections describe the Hardware Monitoring Block.
7.18.3.1
The Hardware Monitor Block’s monitoring function is started by writing a ‘1’ to the START bit in the Configuration
Register (0x40). Measured values from the analog inputs and temperature sensors are stored in the Value Registers.
These values can be compared to the programmed limits in the Limit Register via SMBus interface. The out-of-limit
and diode fault conditions are stored in the Interrupt Status Registers.
Input Monitoring
7.18.3.2
Resetting the Hardware Monitoring Block
7.18.3.2.1 Power On Reset
All the registers in the Hardware Monitor Block reset to a default value when power is applied to the block. The
default state of the register is shown in the table in the Register Summary subsection. The default state of Value or
Limit Registers are not shown because these registers have indeterminate power on values. Usually the first action
after power up is to write limits into the Limit Registers.
相關(guān)PDF資料
PDF描述
LPC47M192-NW LPC SUPER I/O WITH HARDWARE MONITORING BLOCK
LPC47S422-MS ENHANCED SUPER I/O WITH LPC INTERFACE FOR SERVER APPLICATIONS
LPC47S422QFP ENHANCED SUPER I/O WITH LPC INTERFACE FOR SERVER APPLICATIONS
LPC47U33x 100 Pin Enhanced Super I/O for LPC Bus with Consumer Features and SMBus Controller
LPC870-FJ Mini SIDELED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LPC47M192-NW 功能描述:輸入/輸出控制器接口集成電路 Super I/O Contrllr RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
LPC47M262-NU 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
LPC47M262-NU WAF 制造商:SMSC 功能描述:
LPC47M287-NR 制造商:Rochester Electronics LLC 功能描述:- Bulk
LPC47M287-NW 功能描述:輸入/輸出控制器接口集成電路 Enhanced Super I/O RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray