
1-4
Introduction
efficiency. Special attention has been given to the design to accelerate
context switching and link utilization.
The LSIFC909 includes a 64-bit, 66 MHz PCI interface to the host
environment. This high speed (528 Mbytes/s), industry standard interface
provides sufficient bandwidth to the host CPU and system memory to
support full duplex FC data rates. The host interface design minimizes
the time spent on the PCI bus for nondata moving activities such as
initialization, command, and error recovery. In addition, the host interface
has the inherent flexibility to support the OEM implementation tradeoffs
between CPU, PCI, and I/O bandwidth.
The high level of integration in the LSIFC909 Controller enables low cost
FC implementations.
Figure 1.1
shows a typical configuration
incorporating the LSIFC909 Controller to implement a FC NL_Port.
Figure 1.1
LSIFC909 Typical Implementation
1.3 Hardware Overview
In today’s fast growing server, RAID, and workstation marketplaces,
higher levels of performance, scalability, and reliability are required to
stay competitive in the SAN market.
2
External
Transceiver
2
LSIFC909
Integrated
Transceiver
Memory
Controller
10
10
2
2
Serial
EEPROM
(2 Kbyte)
Flash
(1 Mbyte)
SSRAM
(1 Mbyte typ.)
Clock
(106 MHz)
32
PCI Bus
32/64