- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1933 > LTC1090ACN (Linear Technology)IC DATA ACQUIS SYS 10BIT 20-DIP PDF資料下載
參數(shù)資料
| 型號： | LTC1090ACN |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 15/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DATA ACQUIS SYS 10BIT 20-DIP |
| 標準包裝： | 18 |
| 類型： | 數(shù)據(jù)采集系統(tǒng)（DAS），ADC |
| 分辨率（位）： | 10 b |
| 采樣率（每秒）： | 30k |
| 數(shù)據(jù)接口： | 串行 |
| 電壓電源： | 單/雙電源 |
| 電源電壓： | ±5V，5V，10V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 20-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 20-PDIP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
22
LTC1090
1090fc
6. Reduced Reference Operation
The effective resolution of the LTC1090 can be increased
by reducing the input span of the converter. The LTC1090
exhibits good linearity and gain over a wide range of
reference voltages (see typical curves of Linearity and
Gain Error vs Reference Voltage). However, care must be
taken when operating at low values of VREF because of the
reduced LSB step size and the resulting higher accuracy
requirement placed on the converter. The following factors
must be considered when operating at low VREF values:
1. Conversion speed (ACLK frequency)
2. Offset
3. Noise
Conversion Speed with Reduced VREF
With reduced reference voltages, the LSB step size is
reduced and the LTC1090 internal comparator overdrive is
reduced. With less overdrive, more time is required to
perform a conversion. Therefore, the maximum ACLK
frequency should be reduced when low values of VREF are
used. This is shown in the typical curve of Maximum
Conversion Clock Rate vs Reference Voltage.
Offset with Reduced VREF
The offset of the LTC1090 has a larger effect on the output
code when the A/D is operated with reduced reference
voltage. The offset (which is typically a fixed voltage)
becomes a larger fraction of an LSB as the size of the LSB
is reduced. The typical curve of Unadjusted Offset Error vs
Reference Voltage shows how offset in LSBs is related to
reference voltage for a typical value of VOS. For example,
a VOS of 0.5mV which is 0.1LSB with a 5V reference
becomes 0.5LSB with a 1V reference and 2.5LSBs with a
0.2V reference. If this offset is unacceptable, it can be
corrected digitally by the receiving system or by offsetting
the “–” input to the LTC1090.
Noise with Reduced VREF
The total input referred noise of the LTC1090 can be
reduced to approximately 200V peak-to-peak using a
ground plane, good bypassing, good layout techniques
and minimizing noise on the reference inputs. This noise
is insignificant with a 5V reference but will become a larger
fraction of an LSB as the size of the LSB is reduced. The
typical curve of Noise Error vs Reference Voltage shows
the LSB contribution of this 200V of noise.
For operation with a 5V reference, the 200V noise is only
0.04LSB peak-to-peak. In this case, the LTC1090 noise
will contribute virtually no uncertainty to the output code.
However, for reduced references, the noise may become
a significant fraction of an LSB and cause undesirable jitter
in the output code. For example, with a 1V reference, this
same 200V noise is 0.2LSB peak-to-peak. This will
reduce the range of input voltages over which a stable
output code can be achieved by 0.2LSB. If the reference is
further reduced to 200mV, the 200V noise becomes
equal to one LSB and a stable code may be difficult to
achieve. In this case averaging readings may be necessary.
This noise data was taken in a very clean setup. Any setup
induced noise (noise or ripple on VCC, VREF, VIN or V–) will
add to the internal noise. The lower the reference voltage
to be used, the more critical it becomes to have a clean,
noise-free setup.
Figure 16. Poor Reference Settling Can Cause A/D Errors
HORIZONTAL: 1s/DIV
VERTICAL:
0.5mV/DIV
APPLICATIO S I FOR ATIO
WU
UU
相關PDF資料 |
PDF描述 |
|---|---|
| LTC1092CN8 | IC DAS SERIAL I/O 1CH 10BIT 8DIP |
| LTC1164-5CSW#TRPBF | IC FILTR 8TH ORDR LOWPASS 16SOIC |
| LTC1164-6CSW#TRPBF | IC FILTR 8TH ORDR LOWPASS 16SOIC |
| LTC1164-7CSW#TRPBF | IC FILTR 8TH ORDR LOWPASS 16SOIC |
| LTC1164ACSW#TRPBF | IC FILTER BUILDING BLOCK 24-SOIC |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1090ACN#PBF | 功能描述:IC DATA ACQUIS SYS 10BIT 20-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應商設備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| LTC1090AM | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Single Chip 10-Bit Data Acquisition System |
| LTC1090AMJ | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Single Chip 10-Bit Data Acquisition System |
| LTC1090C | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Single Chip 10-Bit Data Acquisition System |
| LTC1090CJ | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Single Chip 10-Bit Data Acquisition System |
發(fā)布緊急采購，3分鐘左右您將得到回復。