- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377735 > LTC1164M (Linear Technology Corporation) Low Power, Low Noise, Quad Universal Filter Building Block PDF資料下載
參數(shù)資料
| 型號： | LTC1164M |
| 廠商： | Linear Technology Corporation |
| 英文描述： | Low Power, Low Noise, Quad Universal Filter Building Block |
| 中文描述： | 低功耗，低噪聲，四路通用濾波器積木 |
| 文件頁數(shù)： | 8/12頁 |
| 文件大小： | 204K |
| 代理商： | LTC1164M |
8
LTC1164-5
Power Supply (Pins 4, 12)
The V
+
(Pin 4) and the V
–
(Pin 12) should be bypassed with
a 0.1
μ
F capacitor to an adequate analog ground. The
filter’s power supplies should be isolated from other
digital or high voltage analog supplies. A low noise linear
supply is recommended. Using a switching power supply
will lower the signal-to-noise ratio of the filter. The supply
during power-up should have a slew rate less than 1V/
μ
s.
When V
+
is applied before V
–
, and V
–
can be more positive
than ground, a signal diode must be used to clamp V
–
.
Figures 1 and 2 show typical connections for dual and
single supply operation.
Clock Input (Pin 11)
Any TTL or CMOS clock source with a square-wave output
and 50% duty cycle (
±
10%) is an adequate clock source
for the device. The power supply for the clock source
should not be the filter’s power supply. The analog ground
for the filter should be connected to clock’s ground at a
single point only. Table 1 shows the clock’s low and high
level threshold value for a dual or single supply operation.
A pulse generator can be used as a clock source provided
the high level ON time is greater than 0.5
μ
s. Sine waves are
not recommended for clock input frequencies less than
100kHz, since excessively slow clock rise or fall times
generate internal clock jitter (maximum clock rise or fall
time
≤
1
μ
s). The clock signal should be routed from the
right side of the IC package to avoid coupling into any input
or output analog signal path. A 1k resistor between clock
source and Pin 11 will slow down the rise and fall times of
the clock to further reduce charge coupling, Figures 1
and 2.
Table 1. Clock Source High and Low Threshold Levels
POWER SUPPLY
Dual Supply >
±
3.4V
Dual Supply
≤
±
3.4V
Single Supply V
+
> 6.8V, V
–
= 0V
Single Supply V
+
< 6.8V, V
–
= 0V
HIGH LEVEL
≥
V
+
/3
≥
V
+
/3
≥
V
+
0.65
≥
V
+
/3
LOW LEVEL
≤
0.5V
≤
V
–
+ 0.5V
≤
0.5V + 1/2V
+
≤
0.5V
Analog Ground (Pins 3, 5)
The filter performance depends on the quality of the
analog signal ground. For either dual or single supply
operation, an analog ground plane surrounding the pack-
age is recommended. The analog ground plane should be
connected to any digital ground at a single point. For dual
supply operation, Pins 3 and 5 should be connected to the
analog ground plane. For single supply operation Pins 3
and 5 should be biased at 1/2 supply and they should be
bypassed to the analog ground plane with at least a 1
μ
F
capacitor (Figure 2). For single 5V operation at the highest
f
CLK
of 1MHz, Pins 3 and 5 should be biased at 2V. This
minimizes passband gain and phase variations (see Typi-
cal Performance Characteristics curves: Maximum Pass-
band for Single 5V, 50:1; and THD + Noise vs RMS Input
for Single 5V, 50:1).
PIU
Figure 1. Dual Supply Operation for f
CLK
/f
CUTOFF
= 100:1
Figure 2. Single Supply Operation for f
CLK
/f
CUTOFF
= 100:1
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
IN
5V
≤
V
+
≤
16V
1k
V
OUT
DIGITAL SUPPLY
+
GND
CLOCK SOURCE
1164-5 F02
+
LTC1164-5
0.1
μ
F
1
μ
F
10k
10k
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
IN
V
+
1k
V
–
V
OUT
LTC1164-5
DIGITAL SUPPLY
+
GND
CLOCK SOURCE
*
1164-5 F01
* OPTIONAL (SEE TEXT)
0.1
μ
F
0.1
μ
F
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1164MJ | Low Power, Low Noise, Quad Universal Filter Building Block |
| LTC1164 | Low Power, Low Noise, Quad Universal Filter building Block(低功耗，低噪聲，四路通用濾波器組件) |
| LTC1165C | Triple 1.8V to 6V High-Side MOSFET Drivers |
| LTC1163 | Triple 1.8V to 6V High-Side MOSFET Drivers |
| LTC1163C | Octal Bus Transceivers With 3-State Outputs 20-SOIC 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1164MJ | 制造商:Linear Technology 功能描述:Active Filter Quad SW-CAP UNIV 8th Order 20kHz 24-Pin CDIP |
| LTC1164MJ/883 | 制造商:Linear Technology 功能描述:Active Filter Quad SW-CAP UNIV 8th Order 20kHz 24-Pin CDIP |
| LTC1165 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Triple 1.8V to 6V High-Side MOSFET Drivers |
| LTC1165C | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Triple 1.8V to 6V High-Side MOSFET Drivers |
| LTC1165CN8 | 功能描述:IC MOSFET DVR HI-SIDE TRPL 8-DIP RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 外部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:5 系列:- 配置:低端 輸入類型:非反相 延遲時間:600ns 電流 - 峰:12A 配置數(shù):1 輸出數(shù):1 高端電壓 - 最大（自引導(dǎo)啟動）:- 電源電壓:14.2 V ~ 15.8 V 工作溫度:-20°C ~ 60°C 安裝類型:通孔 封裝/外殼:21-SIP 模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 配用:BG2A-NF-ND - KIT DEV BOARD FOR IGBT 其它名稱:835-1063 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。