- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377735 > LTC1164M (Linear Technology Corporation) Low Power, Low Noise, Quad Universal Filter Building Block PDF資料下載
參數(shù)資料
| 型號： | LTC1164M |
| 廠商： | Linear Technology Corporation |
| 英文描述： | Low Power, Low Noise, Quad Universal Filter Building Block |
| 中文描述： | 低功耗，低噪聲，四路通用濾波器積木 |
| 文件頁數(shù)： | 9/12頁 |
| 文件大小： | 204K |
| 代理商： | LTC1164M |
9
LTC1164-5
1k
1164-5 F03
–
+
LT1056
Figure 3. Buffer for Filter Output
PIU
Butterworth/Bessel (Pin 10)
The DC level at Pin 10 determines the ratio of the clock
frequency to the cutoff frequency of the filter. Pin 10 at V
+
gives a 50:1 ratio and a Butterworth response (pins 1 to 13
are shorted for 50:1 only). Pin 10 at V
–
gives a 100:1
Butterworth response. Pin 10 at ground gives a Bessel
response and a ratio of 140:1. For single supply operation
the ratio is 50:1 when Pin 10 is at V
+
(pins 1 to 13 shorted),
100:1 when Pin 10 is at ground, and 140:1 when at 1/2
supply. When Pin 10 is not tied to ground, it should be
bypassed to analog ground with a 0.1
μ
F capacitor. If the
DC level at Pin 10 is switched mechanically or electrically
at slew rates greater than 1V/
μ
s while the device is
operating, a 10k resistor should be connected between
Pin10 and the DC source.
Filter Input (Pin 2)
The input pin is connected internally through a 100k
resistor tied to the inverting input of an op amp.
Filter Output (Pins 9, 6)
Pin 9 is the specified output of the filter; it can typically
source or sink 1mA. Driving coaxial cables or resistive
loads less than 20k will degrade the total harmonic distor-
tion of the filter. When evaluating the device’s distortion an
output buffer is required. A noninverting buffer, Figure 3,
can be used provided that its input common mode range
is well within the filter’s output swing. Pin 6 is an interme-
diate filter output providing an unspecified 6th order
lowpass filter. Pin 6 should not be loaded.
External Connection (Pins 7, 14 and 1, 13)
Pins 7 and 14 should be connected together. In a printed
circuit board the connection should be done under the IC
package through a short trace surrounded by the analog
ground plane. When the clock to cutoff frequency ratio is
set at 50:1, Pin 1 should be shorted to Pin 13; if not, the
passband will exhibit 1dB of gain peaking and it will deviate
from a Butterworth response. Pin 1 is the inverting input
of an internal op amp and it should preferably be 0.2 inches
away from any other circuit trace.
NC (Pin 8)
Pin 8 is not connected to any internal circuit point on the
device and should be preferably tied to analog ground.
Table 2. Output Clock Feedthrough
V
S
±
2.5V
±
5V
±
7.5V
50:1
100:1
60
μ
V
RMS
200
μ
V
RMS
500
μ
V
RMS
60
μ
V
RMS
100
μ
V
RMS
150
μ
V
RMS
Note:
The clock feedthrough at
±
2.5V supplies is imbedded in the
wideband noise of the filter. The clock waveform is a square wave.
APPLICATIU
Clock Feedthrough
Clock feedthrough is defined as, the RMS value of the
clock frequency and its harmonics that are present at the
filter’s output pin (Pin 9). The clock feedthrough is tested
with the input pin (Pin 2) grounded and, it depends on PC
board layout and on the value of the power supplies. With
proper layout techniques the values of the clock feedthrough
are shown in Table 2.
W
U
U
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1164MJ | Low Power, Low Noise, Quad Universal Filter Building Block |
| LTC1164 | Low Power, Low Noise, Quad Universal Filter building Block(低功耗，低噪聲，四路通用濾波器組件) |
| LTC1165C | Triple 1.8V to 6V High-Side MOSFET Drivers |
| LTC1163 | Triple 1.8V to 6V High-Side MOSFET Drivers |
| LTC1163C | Octal Bus Transceivers With 3-State Outputs 20-SOIC 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1164MJ | 制造商:Linear Technology 功能描述:Active Filter Quad SW-CAP UNIV 8th Order 20kHz 24-Pin CDIP |
| LTC1164MJ/883 | 制造商:Linear Technology 功能描述:Active Filter Quad SW-CAP UNIV 8th Order 20kHz 24-Pin CDIP |
| LTC1165 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Triple 1.8V to 6V High-Side MOSFET Drivers |
| LTC1165C | 制造商:LINER 制造商全稱:Linear Technology 功能描述:Triple 1.8V to 6V High-Side MOSFET Drivers |
| LTC1165CN8 | 功能描述:IC MOSFET DVR HI-SIDE TRPL 8-DIP RoHS:否 類別:集成電路 (IC) >> PMIC - MOSFET，電橋驅(qū)動器 - 外部開關(guān) 系列:- 標準包裝:5 系列:- 配置:低端 輸入類型:非反相 延遲時間:600ns 電流 - 峰:12A 配置數(shù):1 輸出數(shù):1 高端電壓 - 最大（自引導(dǎo)啟動）:- 電源電壓:14.2 V ~ 15.8 V 工作溫度:-20°C ~ 60°C 安裝類型:通孔 封裝/外殼:21-SIP 模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 配用:BG2A-NF-ND - KIT DEV BOARD FOR IGBT 其它名稱:835-1063 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。