參數(shù)資料
型號: LTC1403ACMSE
廠商: LINEAR TECHNOLOGY CORP
元件分類: ADC
英文描述: RB Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 09V; Power: 1W; Low Cost 1W Converter; Power Sharing on Dual Output Version; Industry Standard Pinout; 1kVDC & 2kVDC Isolation Options; Optional Continuous Short Circuit Protected; UL94V-0 Package Material; Efficiency to 85%
中文描述: 1-CH 14-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PDSO10
封裝: PLASTIC, MSOP-10
文件頁數(shù): 4/20頁
文件大小: 323K
代理商: LTC1403ACMSE
4
LTC1403/LTC1403A
1403af
SYMBOL
f
SAMPLE(MAX)
PARAMETER
Maximum Sampling Frequency per Channel
(Conversion Rate)
Minimum Sampling Period (Conversion + Acquisiton Period)
Clock Period
Conversion Time
Minimum Positive or Negative SCLK Pulse Width
CONV to SCK
Setup Time
Nearest SCK Edge Before CONV
Minimum Positive or Negative CONV Pulse Width
SCK
to Sample Mode
CONV to Hold Mode
16th SCK
to CONV
Interval (Affects Acquisition Period)
Minimum Delay from SCK
to Valid Bits 0 Through 13
SCK to Hi-Z at SDO
Previous SDO Bit Remains Valid After SCK
V
REF
Settling Time After Sleep-to-Wake Transition
CONDITIONS
MIN
2.8
TYP
MAX
UNITS
MHz
G
t
THROUGHPUT
t
SCK
t
CONV
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
9
t
10
t
12
G
357
10000
ns
ns
(Note 16)
(Note 6)
(Note 6)
(Notes 6, 10)
(Note 6)
(Note 6)
(Note 6)
(Notes 6, 11)
(Notes 6, 7, 13)
(Notes 6, 12)
(Notes 6, 12)
(Notes 6, 12)
(Notes 6, 14)
G
19.8
16
2
3
0
4
4
1.2
45
8
6
2
18
SCLK cycles
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
2
TIW
U
range, otherwise specifications are at T
A
= 25
°
C. V
DD
= 3V
The
G
denotes the specifications which apply over the full operating temperature
POWER REQUIREW
range, otherwise specifications are at T
A
= 25
°
C. (Note 17)
U
The
G
denotes the specifications which apply over the full operating temperature
SYMBOL
V
DD
I
DD
PARAMETER
Supply Voltage
Positive Supply Voltage
CONDITIONS
MIN
2.7
TYP
MAX
3.6
7
1.5
15
10
UNITS
V
Active Mode
Nap Mode
Sleep Mode (LTC1403)
Sleep Mode (LTC1403A)
Active Mode with SCK in Fixed State (Hi or Lo)
G
G
4.7
1.1
2
2
12
mA
mA
μ
A
μ
A
mW
P
D
Power Dissipation
Note 1:
Absolute Maximum Ratings are those values beyond which the life
of a device may be impaired.
Note 2:
All voltage values are with respect to GND.
Note 3:
When these pins are taken below GND or above V
DD
, they will be
clamped by internal diodes. This product can handle input currents greater
than 100mA below GND or greater than V
DD
without latchup.
Note 4:
Offset and full-scale specifications are measured for a single-
ended A
IN+
input with A
IN–
grounded and using the internal 2.5V reference.
Note 5:
Integral linearity is tested with an external 2.55V reference and is
defined as the deviation of a code from the straight line passing through
the actual endpoints of a transfer curve. The deviation is measured from
the center of quantization band.
Note 6:
Guaranteed by design, not subject to test.
Note 7:
Recommended operating conditions.
Note 8:
The analog input range is defined for the voltage difference
between A
IN+
and A
IN–
.
Note 9:
The absolute voltage at A
IN+
and A
IN–
must be within this range.
Note 10:
If less than 3ns is allowed, the output data will appear one clock
cycle later. It is best for CONV to rise half a clock before SCK, when
running the clock at rated speed.
Note 11:
Not the same as aperture delay. Aperture delay is smaller (1ns)
because the 2.2ns delay through the sample-and-hold is subtracted from
the CONV to Hold mode delay.
Note 12:
The rising edge of SCK is guaranteed to catch the data coming
out into a storage latch.
Note 13:
The time period for acquiring the input signal is started by the
16th rising clock and it is ended by the rising edge of convert.
Note 14:
The internal reference settles in 2ms after it wakes up from Sleep
mode with one or more cycles at SCK and a 10
μ
F capacitive load.
Note 15:
The full power bandwidth is the frequency where the output code
swing drops to 3dB with a 2.5V
P-P
input sine wave.
Note 16:
Maximum clock period guarantees analog performance during
conversion. Output data can be read without an arbitrarily long clock.
Note 17:
V
DD
= 3V, f
SAMPLE
= 2.8Msps.
Note 18:
The LTC1403A is measured and specified with 14-bit Resolution
(1LSB = 152
μ
V) and the LTC1403 is measured and specified with 12-bit
Resolution (1LSB = 610
μ
V).
相關(guān)PDF資料
PDF描述
LTC1403IMSE MB 61C 61#20 PIN PLUG
LTC1403CMSE Serial 12-Bit/14-Bit, 2.8Msps Sampling ADCs with Shutdown
LTC1403 Serial 12-Bit/14-Bit, 2.8Msps Sampling ADCs with Shutdown
LTC1403A Serial 12-Bit/14-Bit, 2.8Msps Sampling ADCs with Shutdown
LTC1403AIMSE Serial 12-Bit/14-Bit, 2.8Msps Sampling ADCs with Shutdown
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC1403ACMSE#PBF 功能描述:IC ADC 14BIT 2.8MSPS 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
LTC1403ACMSE#PBF 制造商:Linear Technology 功能描述:ADC, 14BIT, 2.8MSPS, MSOP-10
LTC1403ACMSE#TR 功能描述:IC ADC 14BIT 2.8MSPS DIFF 10MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC1403ACMSE#TRPBF 功能描述:IC ADC 14BIT 2.8MSPS DIFF 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC1403ACMSE-1 功能描述:IC ADC 14BIT 2.8MSPS DIFF 10MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極