參數(shù)資料
型號: LTC1407CMSE-1
廠商: Linear Technology
文件頁數(shù): 22/26頁
文件大?。?/td> 0K
描述: IC ADC 12BIT 3MSPS SAMPLE 10MSOP
標準包裝: 50
位數(shù): 12
采樣率(每秒): 3M
數(shù)據接口: 串行,SPI?
轉換器數(shù)目: 1
功率耗散(最大): 14mW
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)裸露焊盤
供應商設備封裝: 10-MSOP 裸露焊盤
包裝: 管件
輸入數(shù)目和類型: 4 個單端,單極;2 個差分,單極
配用: DC1082A-B-ND - BOARD SAR ADC LTC1407A
DC1082A-A-ND - BOARD SAR ADC LTC1407A-1
LTC1407-1/LTC1407A-1
5
14071fb
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to ground GND.
Note 3: When these pins are taken below GND or above VDD, they will be
clamped by internal diodes. This product can handle input currents greater
than 100mA below GND or greater than VDD without latchup.
Note 4: Offset and range specications apply for a single-ended CH0+
or CH1+ input with CH0or CH1grounded and using the internal 2.5V
reference.
Note 5: Integral linearity is tested with an external 2.55V reference and is
dened as the deviation of a code from the straight line passing through
the actual endpoints of a transfer curve. The deviation is measured from
the center of quantization band.
Note 6: Guaranteed by design, not subject to test.
Note 7: Recommended operating conditions.
Note 8: The analog input range is dened for the voltage difference
between CH0+ and CH0or CH1+ and CH1. Performance is specied
with CHO= 1.5V DC while driving CHO+ and with CH1= 1.5V DC while
driving CH1+.
Note 9: The absolute voltage at CH0+, CH0, CH1+ and CH1must be
within this range.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fSAMPLE(MAX)
Maximum Sampling Frequency per Channel
(Conversion Rate)
l
1.5
MHz
tTHROUGHPUT
Minimum Sampling Period (Conversion + Acquisition Period)
l
667
ns
tSCK
Clock Period
(Note 16)
l
19.6
10000
ns
tCONV
Conversion Time
(Note 6)
32
34
SCLK cycles
t1
Minimum Positive or Negative SCLK Pulse Width
(Note 6)
2
ns
t2
CONV to SCK Setup Time
(Notes 6, 10)
3
10000
ns
t3
SCK Before CONV
(Note 6)
0
ns
t4
Minimum Positive or Negative CONV Pulse Width
(Note 6)
4
ns
t5
SCK to Sample Mode
(Note 6)
4
ns
t6
CONV to Hold Mode
(Notes 6, 11)
1.2
ns
t7
32nd SCK
↑ to CONV↑ Interval (Affects Acquisition Period)
(Notes 6, 7, 13)
45
ns
t8
Minimum Delay from SCK to Valid Bits 0 Through 11
(Notes 6, 12)
8
ns
t9
SCK to Hi-Z at SDO
(Notes 6, 12)
6
ns
t10
Previous SDO Bit Remains Valid After SCK
(Notes 6, 12)
2
ns
t12
VREF Settling Time After Sleep-to-Wake Transition
(Notes 6, 14)
2
ms
TIMING CHARACTERISTICS The l denotes the specications which apply over the full operating temperature
range, otherwise specications are at TA = 25°C. VDD = 3V.
Note 10: If less than 3ns is allowed, the output data will appear one
clock cycle later. It is best for CONV to rise half a clock before SCK, when
running the clock at rated speed.
Note 11: Not the same as aperture delay. Aperture delay (1ns) is the
difference between the 2.2ns delay through the sample-and-hold and the
1.2ns CONV to hold mode delay.
Note 12: The rising edge of SCK is guaranteed to catch the data coming
out into a storage latch.
Note 13: The time period for acquiring the input signal is started by the
32nd rising clock and it is ended by the rising edge of CONV.
Note 14: The internal reference settles in 2ms after it wakes up from sleep
mode with one or more cycles at SCK and a 10μF capacitive load.
Note 15: The full power bandwidth is the frequency where the output code
swing drops by 3dB with a 2.5VP-P input sine wave.
Note 16: Maximum clock period guarantees analog performance during
conversion. Output data can be read with an arbitrarily long clock period.
Note 17: The LTC1407A-1 is measured and specied with 14-bit
Resolution (1LSB = 152μV) and the LTC1407-1 is measured and specied
with 12-bit Resolution (1LSB = 610μV).
Note 18: The sampling capacitor at each input accounts for 4.1pF of the
input capacitance.
Note 19: Full-scale sinewaves are fed into the noninverting inputs while
the inverting inputs are kept at 1.5V DC.
相關PDF資料
PDF描述
MS27467T15B5PA CONN PLUG 5POS STRAIGHT W/PINS
VE-B3J-IX-B1 CONVERTER MOD DC/DC 36V 75W
VE-26M-IU-S CONVERTER MOD DC/DC 10V 200W
D38999/20JD97PNLC CONN HSG RCPT 12POS WALL MT PINS
VE-26L-IU-S CONVERTER MOD DC/DC 28V 200W
相關代理商/技術參數(shù)
參數(shù)描述
LTC1407CMSE-1#PBF 功能描述:IC ADC 12BIT 3MSPS 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據接口:串行,SPI? 轉換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
LTC1407CMSE-1#TR 功能描述:IC ADC 12BIT 3MSPS SAMPLE 10MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據接口:串行 轉換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC1407CMSE-1#TRPBF 功能描述:IC ADC 12BIT 3MSPS SAMPLE 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據接口:串行 轉換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC1407HMSE#PBF 功能描述:IC ADC 12BIT 3MSPS 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據接口:串行 轉換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC1407HMSE#TRPBF 功能描述:IC ADC 12BIT 3MSPS 10-MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據接口:串行 轉換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極