- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10146 > LTC1411CG#TR (Linear Technology)IC A/D CONV 14BIT 2.5MSPS 36SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC1411CG#TR |
| 廠(chǎng)商： | Linear Technology |
| 文件頁(yè)數(shù)： | 5/16頁(yè) |
| 文件大小： | 0K |
| 描述： | IC A/D CONV 14BIT 2.5MSPS 36SSOP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 2.5M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 325mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 36-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 36-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類(lèi)型： | 2 個(gè)單端，雙極；1 個(gè)差分，雙極 |
| 其它名稱(chēng)： | LTC1411CGTR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
13
LTC1411
1411f
APPLICATIO S I FOR ATIO
WU
UU
An analog ground plane separate from the logic system
ground should be established under and around the ADC.
AGND1, 2, 3 (Pins 7 to 9), AVM (Pin 11), DGND (Pin 31)
and OGND (Pin 28) and all other analog grounds should
be connected to a single analog ground point. The REFOUT,
REFCOM1, REFCOM2 and AVP should bypass to this
analog ground plane (see Figure 10). No other digital
grounds should be connected to this analog ground
plane. Low impedance analog and digital power supply
common returns are essential to low noise operation of
the ADC and the foil width for these tracks should be as
wide as possible.
Timing and Control
Conversion start is controlled by the CONVST digital input.
The falling edge transition of the CONVST will start a
conversion. Once initiated, it cannot be restarted until the
conversion is complete. Converter status is indicated by
the BUSY output. BUSY is low during a conversion.
The digital output code is updated at the end of conversion
about 7ns after BUSY rises, i.e., output data is not valid on
the rising edge of BUSY. Valid data can be latched with the
falling edge of BUSY or with the rising edge of CONVST. In
either case, the data latched will be for the previous
conversion results. Figures 11a and 11b are the timing
diagrams for the LTC1411.
3V Input/Output Compatible
The LTC1411 operates on a 5V supply, which makes the
device easy to interface to 5V digital systems. This device
can also talk to 3V digital systems: the digital input pins
(CONVST, NAP and SLP) of the LTC1411 recognize 3V or
5V inputs. The LTC1411 has a dedicated output supply pin
(OVDD) that controls the output swings of the digital
output pins (D0 to D13, BUSY and OTR) and allows the
part to talk to either 3V or 5V digital systems. The output
is two’s complement binary.
Figure 12 is the input/output characteristics of the ADC
when AIN– = 2.5V. The code transitions occur midway
between successive integer LSB values (i.e., 0.5LSB,
1.5LSB, 2.5LSB... FS – 1.5LSB). The output code is scaled
such that 1LSB = FS/16384 = 3.6V/16384 = 219.7
V.
Offset and Full-Scale Adjustment
In applications where absolute accuracy is important,
offset and full-scale errors can be adjusted to zero. Offset
error must be adjusted before full-scale error. Figure 13
shows the extra components required for full-scale error
adjustment. Zero offset is achieved by adjusting the
offset applied to the AIN– input. For zero offset error,
apply 2.49989V (i.e., – 0.5LSB) at AIN+ and adjust R2 at
the AIN– input until the output code flickers between 0000
0000 0000 00 and 1111 1111 1111 11. For full-scale
adjustment, an input voltage of 4.29967V (FS – 1.5LSBs)
is applied to AIN+ and R5 is adjusted until the output code
flickers between 0111 1111 1111 10 and 0111 1111
1111 11.
Figure 10. Power Supply Grounding Practice
1411 F10
AIN
+
REFCOM2
OVDD
DVP
AVP
LTC1411
DIGITAL
SYSTEM
ANALOG
INPUT
CIRCUITRY
REFCOM1
5
2
6
29
31
OGND
DGND
28
AVM
11
10
30
1
REFIN
4
REFOUT
3
AIN
–
AGND1
7
AGND2
8
+
–
AGND3
9
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1674ARZ-REEL | IC ADC SINGLE 12BIT 28SOIC |
| LTC2859IDD#TRPBF | IC TXRX RS485 20MBPS 10-DFN |
| IDT7201LA50J8 | IC MEM FIFO 512X9 50NS 32-PLCC |
| AD8394ACPZ-R7 | IC OPAMP ADSL/ADSL2 DL 24LFCSP |
| IDT7200L25JI8 | IC MEM FIFO 256X9 25NS 32-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC1411IG | 功能描述:IC A/D CONV 14BIT 2.5MSPS 36SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端，雙極 |
| LTC1411IG#PBF | 功能描述:IC A/D CONV 14BIT 2.5MSPS 36SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:- |
| LTC1411IG#TR | 功能描述:IC A/D CONV 14BIT 2.5MSPS 36SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端，雙極 |
| LTC1411IG#TRPBF | 功能描述:IC A/D CONV 14BIT 2.5MSPS 36SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:- |
| LTC1412CG | 功能描述:IC A/D CONV 12BIT SAMPLNG 28SSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。