- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄39411 > LTC2162CUK#TRPBF (LINEAR TECHNOLOGY CORP) 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 PDF資料下載
參數(shù)資料
| 型號： | LTC2162CUK#TRPBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
| 封裝： | 7 X 7 MM, LEAD FREE, PLASTIC, MO-220WKKD-2, QFN-48 |
| 文件頁數(shù)： | 15/36頁 |
| 文件大?。?/td> | 651K |
| 代理商： | LTC2162CUK#TRPBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
LTC2162/LTC2161/LTC2160
22
216210f
Encode Input
The signal quality of the encode inputs strongly affects
the A/D noise performance. The encode inputs should
be treated as analog signals—do not route them next to
digital traces on the circuit board. There are two modes
of operation for the encode inputs: the differential encode
mode (Figure 10), and the single-ended encode mode
(Figure 11).
applicaTions inForMaTion
Figure 12. Sinusoidal Encode Drive
Figure 13. PECL or LVDS Encode Drive
encode input. ENC+ can be taken above VDD (up to 3.6V)
enabling 1.8V to 3.3V CMOS logic levels to be used. The
ENC+ threshold is 0.9V. For good jitter performance ENC+
should have fast rise and fall times.
If the encode signal is turned off or drops below approxi-
mately 500kHz, the A/D enters nap mode.
Clock Duty Cycle Stabilizer
For good performance the encode signal should have a
50%(±5%) duty cycle. If the optional clock duty cycle
stabilizer circuit is enabled, the encode duty cycle can
vary from 30% to 70% and the duty cycle stabilizer will
maintain a constant 50% internal duty cycle. If the encode
signal changes frequency, the duty cycle stabilizer circuit
requires one hundred clock cycles to lock onto the input
clock. The duty cycle stabilizer is enabled by mode control
register A2 (serial programming mode), or by CS (parallel
programming mode).
Forapplicationswherethesamplerateneedstobechanged
quickly, the clock duty cycle stabilizer can be disabled. If
the duty cycle stabilizer is disabled, care should be taken
to make the sampling clock have a 50%(±5%) duty cycle.
The duty cycle stabilizer should not be used below 5Msps.
50
100
0.1F
T1 = MA/COM ETC1-1-13
RESISTORS AND CAPACITORS
ARE 0402 PACKAGE SIZE
50
LTC2162
216210 F12
ENC–
ENC+
T1
ENC+
ENC–
PECL OR
LVDS
CLOCK
0.1F
216210 F13
LTC2162
Figure 10. Equivalent Encode Input
Circuit for Differential Encode Mode
VDD
LTC2162
216210 F10
ENC–
ENC+
15k
VDD
DIFFERENTIAL
COMPARATOR
30k
ENC+
ENC–
216210 F11
0V
1.8V TO 3.3V
LTC2162
CMOS LOGIC
BUFFER
Figure 11. Equivalent Encode Input
Circuit for Single-Ended Encode Mode.
The differential encode mode is recommended for sinu-
soidal, PECL, or LVDS encode inputs (Figures 12, 13).
The encode inputs are internally biased to 1.2V through
10k equivalent resistance. The encode inputs can be
taken above VDD (up to 3.6V), and the common mode
range is from 1.1V to 1.6V. In the differential encode
mode, ENC– should stay at least 200mV above ground to
avoid falsely triggering the single-ended encode mode.
For good jitter performance ENC+ and ENC– should have
fast rise and fall times.
The single ended encode mode should be used with
CMOS encode inputs. To select this mode, ENC– is con-
nected to ground and ENC+ is driven with a square wave
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2162IUK#PBF | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
| LTC2162IUK#TRPBF | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
| LTC2161CUK#TRPBF | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
| LTC2160CUK#PBF | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
| LTC2162CUK#PBF | 1-CH 16-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2162IUK#PBF | 制造商:Linear Technology 功能描述:ADC Single 65Msps 16-bit Parallel/Serial (SPI)/LVDS 48-Pin QFN EP 制造商:Linear Technology 功能描述:Single ADC 65Msps 16-bit Parallel/Serial (SPI)/LVDS 48-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16BIT 65 MSPS 48-QFN 制造商:Linear Technology 功能描述:MS-ADC/High Speed, 16-bit, 65Msps, 1.8V Low-Power ADC, Parallel Outputs |
| LTC2162IUK#TRPBF | 制造商:Linear Technology 功能描述:ADC Single 65Msps 16-bit Parallel/Serial (SPI)/LVDS 48-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 16BIT 65 MSPS 48-QFN |
| LTC2163CUK#PBF | 制造商:Linear Technology 功能描述:ADC Single 80Msps 16-bit Parallel/Serial (SPI)/LVDS 48-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 16BIT PAR/SRL 80MSP 48QFN 制造商:Linear Technology 功能描述:ADC 16BIT 80MSPS 48QFN 制造商:Linear Technology 功能描述:ADC, 16BIT, 80MSPS, 48QFN |
| LTC2163CUK#TRPBF | 制造商:Linear Technology 功能描述:ADC Single 80Msps 16-bit Parallel/Serial (SPI)/LVDS 48-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 16BIT PAR/SRL 80MSP 48QFN |
| LTC2163IUK#PBF | 制造商:Linear Technology 功能描述:IC ADC 16BIT PAR/SRL 80MSP 48QFN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。