- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10109 > LTC2202CUK#TRPBF (Linear Technology)IC ADC 16-BIT 10MSPS 48-QFN PDF資料下載
參數(shù)資料
| 型號： | LTC2202CUK#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 15/32頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 16-BIT 10MSPS 48-QFN |
| 標準包裝： | 2,000 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 10M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 165mW |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-QFN-EP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分 |
| 配用： | DC919A-F-ND - BOARD DEMO 16BIT MSPS LTC2202 DC890B-ND - BOARD USB DATA COLLECTION |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC2203/LTC2202
22
22032fd
In applications where jitter is critical, such as when digi-
tizing high input frequencies, use as large an amplitude
as possible. It is also helpful to drive the CLK pin with a
low-jitter high frequency source which has been divided
down to the appropriate sample rate. If the ADC is clocked
with a sinusoidal signal, lter the CLK signal to reduce
wideband noise and distortion products generated by
the source.
Maximum and Minimum Conversion Rates
The maximum conversion rate for the LTC2203 is 25Msps.
The maximum conversion rate for the LTC2202 is 10Msps.
For the ADC to operate properly the CLK signal should have
a 50% (±5%) duty cycle. Each half cycle must have at least
18.9ns for the LTC2203 internal circuitry to have enough
settling time for proper operation. For the LTC2202, each
half cycle must be at least 40ns.
An on-chip clock duty cycle stabilizer may be activated if
the input clock does not have a 50% duty cycle. This circuit
uses the falling edge of CLK pin to sample the analog input.
The rising edge of CLK is ignored and an internal rising
edge is generated by a phase-locked loop. The input clock
duty cycle can vary from 30% to 70% and the clock duty
cycle stabilizer will maintain a constant 50% internal duty
cycle. If the clock is turned off for a long period of time,
the duty cycle stabilizer circuit will require one hundred
clock cycles for the PLL to lock onto the input clock. To
use the clock duty cycle stabilizer, the MODE pin must be
connected to 1/3VDD or 2/3VDD using external resistors.
The lower limit of the LTC2203/LTC2202 sample rate is
determined by droop of the sample and hold circuits. The
pipelined architecture of this ADC relies on storing analog
signals on small valued capacitors. Junction leakage will
discharge the capacitors. The specied minimum operating
frequency for the LTC2203/LTC2202 is 1Msps.
Figure 8. Sinusoidal Single-Ended CLK Drive
CLK
0.1μF
4.7μF
1k
FERRITE
BEAD
CLEAN 3.3V
SUPPLY
SINUSOIDAL
CLOCK
INPUT
22032 F09
NC7SVU04
56Ω
LTC2203/
LTC2202
PGA Pin
The PGA pin selects between two gain settings for the ADC
front-end. PGA = 0 selects an input range of 2.5VP-P; PGA =
1 selects an input range of 1.667VP-P. The 2.5V input range
has the best SNR; however, the distortion will be higher for
input frequencies above 100MHz. For applications with high
input frequencies, the low input range will have improved
distortion; however, the SNR will be 2.4dB worse. See the
Typical Performance Characteristics section.
Driving the Clock Input
The CLK input can be driven directly with a CMOS or TTL
level signal. A sinusoidal clock can also be used along with a
low-jitter squaring circuit before the CLK pin (Figure 8).
The noise performance of the LTC2203/2202 can depend
on the clock signal quality as much as on the analog
input. Any noise present on the clock signal will result in
additional aperture jitter that will be RMS summed with
the inherent ADC aperture jitter.
APPLICATIONS INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72211L10PF8 | IC FIFO 512X9 SYNC 10NS 32-TQFP |
| VE-B3F-IV-F4 | CONVERTER MOD DC/DC 72V 150W |
| MS3100E14S-7P | CONN RCPT 3POS WALL MNT W/PINS |
| LTC1604ACG#TRPBF | IC A/D CONV 16BIT SAMPLNG 36SSOP |
| ADM207ARS | IC TXRX RS232 5DVR/3REC 24SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2202IUK | 制造商:Linear Technology 功能描述:ADC Single Pipelined 10Msps 16-bit Parallel 48-Pin QFN EP |
| LTC2202IUK#PBF | 功能描述:IC ADC 16-BIT 10MSPS 48-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| LTC2202IUK#TRPBF | 功能描述:IC ADC 16-BIT 10MSPS 48-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| LTC2202UK | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 25Msps/10Msps ADCs |
| LTC2203 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 25Msps/10Msps ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。