參數(shù)資料
型號(hào): LTC2259CUJ-12#PBF
廠商: Linear Technology
文件頁(yè)數(shù): 15/34頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12-BIT 80MSPS 40-QFN
產(chǎn)品培訓(xùn)模塊: LTC2262 - Ultra Low Power High Speed ADCs
標(biāo)準(zhǔn)包裝: 61
位數(shù): 12
采樣率(每秒): 80M
數(shù)據(jù)接口: 并聯(lián),串行,SPI
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 102mW
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 40-WFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 40-QFN(6x6)
包裝: 管件
輸入數(shù)目和類(lèi)型: 1 個(gè)差分
產(chǎn)品目錄頁(yè)面: 1349 (CN2011-ZH PDF)
配用: DC890B-ND - BOARD USB DATA COLLECTION
LTC2261-12
LTC2260-12/LTC2259-12
22
226112fc
For more information www.linear.com/LTC2261-12
applicaTions inForMaTion
Forapplicationswherethesamplerateneedstobechanged
quickly, the clock duty cycle stabilizer can be disabled. If
the duty cycle stabilizer is disabled, care should be taken
to make the sampling clock have a 50%(±5%) duty cycle.
The duty cycle stabilizer should not be used below 5Msps.
DIGITAL OUTPUTS
Digital Output Modes
The LTC2261-12/LTC2260-12/LTC2259-12 can operate
in three digital output modes: full-rate CMOS, double-
data rate CMOS (to halve the number of output lines),
or double-data rate LVDS (to reduce digital noise in the
system). The output mode is set by mode control regis-
ter A3 (serial programming mode), or by SCK (parallel
programming mode). Note that double-data rate CMOS
cannot be selected in the parallel programming mode.
Full-Rate CMOS Mode
In full-rate CMOS mode the 12 digital outputs (D0-D11),
overflow (OF), and the data output clocks (CLKOUT+,
CLKOUT) have CMOS output levels. The outputs are
powered by OVDD and OGND which are isolated from the
A/D core power and ground. OVDD can range from 1.1V
to 1.9V, allowing 1.2V through 1.8V CMOS logic outputs.
For good performance the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
Double-Data Rate CMOS Mode
In double-data rate CMOS mode, two data bits are
multiplexed and output on each data pin. This reduces
the number of data lines by seven, simplifying board
routing and reducing the number of input pins needed
to receive the data. The 6 digital outputs (D0_1, D2_3,
D4_5, D6_7, D8_9, D10_11), overflow (OF), and the data
output clocks (CLKOUT+, CLKOUT) have CMOS output
levels. The outputs are powered by OVDDandOGNDwhich
are isolated from the A/D core power and ground. OVDD
can range from 1.1V to 1.9V, allowing 1.2V through 1.8V
CMOS logic outputs.
For good performance the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
When using double-data rate CMOS at high sample rates
the SNR will degrade slightly (see Typical Performance
Characteristics section). DDR CMOS is not recommended
for sample frequencies above 100MHz.
Double-Data Rate LVDS Mode
In double-data rate LVDS mode, two data bits are
multiplexed and output on each differential output pair.
There are 6 LVDS output pairs (D0_1+/D0_1through
D10_11+/D10_11) for the digital output data. Overflow
(OF+/OF)andthedataoutputclock(CLKOUT+/CLKOUT)
each have an LVDS output pair.
By default the outputs are standard LVDS levels: 3.5mA
output current and a 1.25V output common mode volt-
age. An external 100 differential termination resistor
is required for each LVDS output pair. The termination
resistors should be located as close as possible to the
LVDS receiver.
The outputs are powered by OVDD and OGND which are
isolated from the A/D core power and ground. In LVDS
mode, OVDD must be 1.8V.
Programmable LVDS Output Current
In LVDS mode, the default output driver current is 3.5mA.
Thiscurrentcanbeadjustedbyseriallyprogrammingmode
control register A3. Available current levels are 1.75mA,
2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA.
Optional LVDS Driver Internal Termination
In most cases using just an external 100 termination
resistor will give excellent LVDS signal integrity. In addi-
tion, an optional internal 100 termination resistor can
be enabled by serially programming mode control register
A3. The internal termination helps absorb any reflections
caused by imperfect termination at the receiver. When the
internal termination is enabled, the output driver current
is increased by 1.6x to maintain about the same output
voltage swing.
相關(guān)PDF資料
PDF描述
MS3101A20-21P CONN RCPT 9POS FREE HNG W/PINS
IDT72V205L20TF8 IC FIFO SYNC 16KX9 20NS 64QFP
AD7893BR-10 IC ADC 12BIT SRL T/H LP 8-SOIC
D38999/20FB98SC CONN RCPT 6POS WALL MNT W/SCKT
VI-2N2-MX-F4 CONVERTER MOD DC/DC 15V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2259CUJ-12-TRPBF 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:12-Bit, 125/105/80Msps Ultralow Power 1.8V ADCs
LTC2259CUJ-14#PBF 功能描述:IC ADC 14-BIT 80MSPS 40-QFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱(chēng):497-5435-6
LTC2259CUJ-14#TRPBF 功能描述:IC ADC 14BIT 80MSPS 40-QFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端,雙極
LTC2259CUJ-14-PBF 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:14-Bit, 125/105/80Msps Ultralow Power 1.8V ADCs
LTC2259CUJ-14-TRPBF 制造商:LINER 制造商全稱(chēng):Linear Technology 功能描述:14-Bit, 125/105/80Msps Ultralow Power 1.8V ADCs