- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377770 > LTC2440IGN (LINEAR TECHNOLOGY CORP) 24-Bit High Speed Differential delta-sigma ADC with Selectable Speed/Resolution PDF資料下載
參數(shù)資料
| 型號： | LTC2440IGN |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 24-Bit High Speed Differential delta-sigma ADC with Selectable Speed/Resolution |
| 中文描述： | 1-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16 |
| 封裝： | 0.150 INCH, PLASTIC, SSOP-16 |
| 文件頁數(shù)： | 18/28頁 |
| 文件大?。?/td> | 316K |
| 代理商： | LTC2440IGN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2440
18
sn2440, 2440fas
APPLICATIU
W
U
U
this first rising edge of SCK and concludes after the 32nd
rising edge. Data is shifted out the SDO pin on each falling
edge of SCK. The internally generated serial clock is output
to the SCK pin. This signal may be used to shift the
conversion result into external circuitry. EOC can be
latched on the first rising edge of SCK and the last bit of the
conversion result on the 32nd rising edge of SCK. After the
32nd rising edge, SDO goes HIGH (EOC = 1), SCK stays
HIGH and a new conversion starts.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
CS HIGH anytime between the first and 32nd rising edge
of SCK, see Figure 9. In order to properly select the OSR
for the conversion following a data abort, five SCK rising
edges must be seen prior to performing a data out abort
(pulling CS HIGH). If CS is pulled high prior to the fifth SCK
falling edge, the OSR selected depends on the number of
SCK signals seen prior to data abort, where subsequent
nonaborted conversion cycles return to the programmed
OSR. On the rising edge of CS, the device aborts the data
output state and immediately initiates a new conversion.
This is useful for systems not requiring all 32-bits of
output data, aborting an invalid conversion cycle, or
synchronizing the start of a conversion.
Internal Serial Clock, 2-Wire I/O,
Continuous Conversion
This timing mode uses a 2-wire, all output (SCK and SDO)
interface. The conversion result is shifted out of the device
by an internally generated serial clock (SCK) signal, see
Figure 10. CS may be permanently tied to ground, simpli-
fying the user interface or isolation barrier. The internal
serial clock mode is selected by tying EXT HIGH.
During the conversion, the SCK and the serial data output
pin (SDO) are HIGH (EOC = 1) and BUSY = 1. Once the
conversion is complete, SCK, BUSY and SDO go LOW
(EOC = 0) indicating the conversion has finished and the
device has entered the low power sleep state. The part
remains in the sleep state a minimum amount of time
(
≈
500ns) then immediately begins outputting data. The
data output cycle begins on the first rising edge of SCK and
Figure 9. Internal Serial Clock, Reduced Data Output Length
SDO
BUSY
SCK
(INTERNAL)
CS
>t
EOCtest
MSB
SIG
BIT 8
TEST EOC
TEST EOC
BIT 27
BIT 26
BIT 28
BIT 29
BIT 30
EOC
BIT 31
EOC
BIT 0
SLEEP
DATA OUTPUT
Hi-Z
Hi-Z
5
1
Hi-Z
Hi-Z
Hi-Z
DATA OUTPUT
CONVERSION
CONVERSION
SLEEP
2440 F09
<t
EOCtest
TEST EOC
= EXTERNAL OSCILLATOR
= INTERNAL OSCILLATOR
V
CC
F
O
REF
REF
–
IN
+
IN
–
SCK
BUSY
SDO
GND
CS
EXT
2
14
3
4
13
5
6
12
1, 8, 9, 16
11
10
15
SDI
V
CC
7
REFERENCE VOLTAGE
0.1V TO V
CC
ANALOG INPUT RANGE
–0.5V
REF
TO 0.5V
REF
1
μ
F
4.5V TO 5.5V
LTC2440
3-WIRE
SPI INTERFACE
V
CC
200nV NOISE, 50/60Hz REJECTION
10-SPEED/RESOLUTION PROGRAMMABLE
2
μ
V NOISE, 880Hz OUTPUT RATE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2444 | 24-Bit High Speed 8-/16-Channel ADCs with Selectable Speed/Resolution |
| LTC2444C | 24-Bit High Speed 8-/16-Channel ADCs with Selectable Speed/Resolution |
| LTC2444CUHF | 24-Bit High Speed 8-/16-Channel ADCs with Selectable Speed/Resolution |
| LTC2444I | 24-Bit High Speed 8-/16-Channel ADCs with Selectable Speed/Resolution |
| LTC2444IUHF | 24-Bit High Speed 8-/16-Channel ADCs with Selectable Speed/Resolution |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2440IGN#PBF | 功能描述:IC ADC DIFFER 24-BIT HS 16-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| LTC2440IGN#PBF | 制造商:Linear Technology 功能描述:A/D Converter (A-D) IC 制造商:Linear Technology 功能描述:IC, ADC, 24BIT, 3.5KHZ, SSOP-16 |
| LTC2440IGN#TR | 功能描述:IC CONV A/D 24-BIT DIFF 16-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2440IGN#TRPBF | 功能描述:IC ADC DIFFER 24-BIT HS 16-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| LTC2440IGNPBF | 制造商:Linear Technology 功能描述:24-Bit Diff. ADC Speed/Resolution SSOP16 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。