- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8974 > LTC2641IMS8-16#PBF (Linear Technology)IC DAC 16BIT VOUT 8-MSOP PDF資料下載
參數(shù)資料
| 型號： | LTC2641IMS8-16#PBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT VOUT 8-MSOP |
| 產(chǎn)品培訓模塊： | Open Loop DAC |
| 標準包裝： | 50 |
| 設(shè)置時間： | 1µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 600µW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-MSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 1 電壓，單極 |
| 采樣率（每秒）： | * |
| 產(chǎn)品目錄頁面： | 1352 (CN2011-ZH PDF) |
LTC2641/LTC2642
17
26412fc
For more information www.linear.com/LTC2641
Op Amp Specifications and Bipolar DAC Accuracy
The op amp contributions to unipolar DAC error discussed
above apply equally to bipolar operation. The bipolar ap-
plication circuit gains up the DAC span, and all errors, by
a factor of 2. Since the LSB size also doubles, the errors
in LSBs are identical in unipolar and bipolar modes.
One added error in bipolar mode comes from IB (IN–),
which flows through RFB to generate an offset. The full
bias current offset error becomes:
VOFFSET = (IB (IN–) RFB – IB (IN+) ROUT 2) [Volts]
So:
VI IN
kI IN
k
V
OFFSET
BB
REF
=
()
+
() – () .
–
28
12 4
33
[]
LSB
Settling Time with Op Amp Buffer
When using an external op amp, the output settling time
will still include the single pole settling on the LTC2641/
LTC2642 VOUT node, with time constant ROUT (COUT +
CL) (see Unbuffered VOUT Settling Time). CL will include
the buffer input capacitance and PC board interconnect
capacitance.
Theexternalbufferamplifieraddsanotherpoletotheoutput
response, with a time constant equal to (fbandwidth/2
π).
For example, assume that CL is maintained at the same
value as above, so that the VOUT node time constant is
83ns = 1μs/12. The output amplifier pole will also have a
time constant of 83ns if the closed-loop bandwidth equals
(1/2
π 83ns) = 1.9MHz. The effective time constant of
two cascaded single-pole sections is approximately the
root square sum of the individual time constants, or √2
83ns = 117ns, and 1/2 LSB settling time will be ~12
117ns = 1.4μs. This represents an ideal case, with no slew
limiting and ideal op amp phase margin. In practice, it
will take a considerably faster amplifier, as well as careful
attention to maintaining good phase margin, to approach
the unbuffered settling time of 1μs.
The output settling time for bipolar applications (Figure 3)
will be somewhat increased due to the feedback resistor
network RFB and RINV (each 28k nominal). The parasitic
capacitance,CP,ontheopamp(–)inputnodewillintroduce
a feedback loop pole with a time constant of (CP 28k/2).
A small feedback capacitor, C1, should be included, to
introduce a zero that will partially cancel this pole. C1
should nominally be <CP, typically in the range of 5pF
to 10pF. This will restore the phase margin and improve
coarse settling time, but a pole-zero doublet will unavoid-
ably leave a slower settling tail, with a time constant of
roughly (CP + C1) 28k/2, which will limit 16-bit settling
time to be greater than 2s.
Reference and GND Input
The LTC2641/LTC2642 operates with external voltage
references from 2V to VDD, and linearity, offset and
gain errors are virtually unchanged vs VREF. Full 16-bit
performance can be maintained if appropriate guidelines
are followed when selecting and applying the reference.
The LTC2641/LTC2642’s very low gain error tempco of
0.1ppm/°C, typical, corresponds to less than 0.5LSB
variation over the –40°C to 85°C temperature range. In
practice, this means that the overall gain error tempco
will be determined almost entirely by the external refer-
ence tempco.
TheDACvoltage-switchingmode“inverted”resistorladder
architectureusedintheLTC2641/LTC2642exhibitsarefer-
ence input resistance (RREF) that is code dependent (see
the Typical Performance curves IREF vs Input Code).
In unipolar mode, the minimum RREF is 14.8k (at code
871Chex, 34,588 decimal) and the the maximum RREF is
300k at code 0000hex (zero scale). The maximum change
in IREF for a 2.5V reference is 160A. Since the maximum
occurs near midscale, the INL error is about one half of the
change on VREF, so maintaining an INL error of <0.1LSB
requiresareferenceloadregulationof(1.53ppm2/160A)
=19[ppm/mA].Thisimpliesareferenceoutputimpedance
of 48mΩ, including series wiring resistance.
To prevent output glitches from occuring when resistor
ladder branches switch from GND to VREF, the reference
input must maintain low impedance at higher frequencies.
A 0.1μF ceramic capacitor with short leads between REF
and GND provides high frequency bypassing. A surface
mount ceramic chip capacitor is preferred because it has
the lowest inductance. An additional 1μF between REF
and GND provides low frequency bypassing. The circuit
will benefit from even higher bypass capacitance, as long
applicaTions inForMaTion
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS3450W28-21S | CONN RCPT 37POS WALL MNT W/SCKT |
| VE-J4F-MZ-F3 | CONVERTER MOD DC/DC 72V 25W |
| AD421BRZRL7 | IC DAC 16BIT LOOP 4-20MA 16SOIC |
| AD5326BRUZ | IC DAC 12BIT QUAD W/BUFF 16TSSOP |
| MS3450L28-21SZ | CONN RCPT 37POS WALL MNT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2641IS8-16#PBF | 功能描述:IC DAC 16BIT VOUT 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| LTC2641IS8-16#TRPBF | 功能描述:IC DAC 16BIT VOUT 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| LTC2641IS8-16PBF | 制造商:Linear Technology 功能描述:DAC 16-Bit Voltage-Out 120uA SPI SOIC8 |
| LTC2642ACDD-16#PBF | 功能描述:IC DAC 16BIT VOUT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| LTC2642ACDD-16#TRPBF | 功能描述:IC DAC 16BIT VOUT 10-DFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。