- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8580 > LTC2754ACUKG-16#TRPBF (Linear Technology)IC DAC 16BIT QUAD IOUT 52-QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | LTC2754ACUKG-16#TRPBF |
| 廠(chǎng)商： | Linear Technology |
| 文件頁(yè)數(shù)： | 8/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT QUAD IOUT 52-QFN |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | SoftSpan™ |
| 設(shè)置時(shí)間： | 2µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 52-WFQFN 裸露焊盤(pán) |
| 供應(yīng)商設(shè)備封裝： | 52-QFN（7x8）裸露焊盤(pán) |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類(lèi)型： | 8 電流，單極；8 電流，雙極 |
| 采樣率（每秒）： | * |
| 配用： | DC1546A-ND - BOARD DAC LTC2754-16 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
LTC2754
16
2754f
OPERATION
System Offset and Reference Adjustments
The LTC2754 has individual offset- and gain- adjust pins
(VOSADJX and GEADJX, respectively) for each of its four
DACs.
Many systems require compensation for overall system
offset. This may be an order of magnitude or more greater
than the offset of the LTC2754, which is so low as to be
dominated by external output amplier errors even when
using the most precise op amps.
The offset adjust pins VOSADJX can be used to null
unipolar offset or bipolar zero error. The offset-voltage
delta is inverted and attenuated such that a 5V control
voltage applied to VOSADJX produces ΔVOS = –512 LSB
(LTC2754-16) in any output range (assumes a 5V refer-
ence voltage at RINX).
In voltage terms, the offset delta is attenuated by a factor
of 32, 64 or 128, depending on the output range. (These
functions hold regardless of reference voltage.)
ΔVOS = –(1/128)VOSADJX [0V to 5V, ±2.5V spans]
ΔVOS = –(1/64)VOSADJX [0V to 10V, ±5V, –2.5V to 7.5V
spans]
ΔVOS = –(1/32)VOSADJX [±10V span]
The gain error adjust pins GEADJX can be used to null
gain error or to compensate for reference errors. Nominal
adjustment range is ±512 LSB (LTC2754-16) for a volt-
age input range of ±VRINX (i.e., ±5V for a 5V reference
input). The gain-error delta is non-inverting for positive
reference voltages.
Note that these pins compensate the gain by altering the
inverted reference voltage VREFX.Involtageterms,theVREFX
delta is inverted and attenuated by a factor of 128.
ΔVREFX = –(1/128)GEADJX
The nominal input range of these pins is ±5V; other volt-
ages of up to ±15V may be used if needed. However, do
not use voltages divided down from power supplies; ref-
erence-quality, low-noise inputs are required to maintain
the performance of which the part is capable.
The VOSADJX pins have an input impedance of 1.28MΩ.
These pins should be driven with a Thevenin-equivalent
impedance of 10k or less to preserve the settling
performance of the LTC2754. They should be shorted to
GND if not used.
The GEADJX pins have an input impedance of 2.56MΩ, and
are intended for use with xed reference voltages only.
They should be shorted to GND if not used. If the reference
inverting resistors are not used for that channel, then
GEADJX, RCOMX and RINX should all be shorted to REFX.
Power-On Reset and Clear
When power is rst applied to the LTC2754, all DACs
power-up in unipolar 5V mode (S3 S2 S1 S0 = 0000). All
internal DAC registers are reset to 0 and the DAC outputs
initialize to zero volts.
If the part is congured for manual span operation, all four
DACs will be set into the pin-strapped range at the rst
Update command. This allows the user to simultaneously
update span and code for a smooth voltage transition into
the chosen output range.
When the CLR pin is taken low, a system clear results.
The DAC buffers are reset to 0 and the DAC outputs are
all reset to zero volts. The Input buffers are left intact, so
that any subsequent Update command (including the use
of LDAC) restores the addressed DACs to their respective
previous states.
If CLR is asserted during an instruction, i.e., when CS/LD
is low, the instruction is aborted. Integrity of the relevant
Input buffers is not guaranteed under these conditions,
therefore the contents should be checked using readback
or replaced.
The RFLAG pin is used as a ag to notify the system of a
loss of data integrity. The RFLAG output is asserted low
at power-up, system clear, or if the supply VDD dips below
approximately 2V; and stays asserted until any valid Update
command is executed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B5F-MU | CONVERTER MOD DC/DC 72V 200W |
| VI-2WM-IV-F2 | CONVERTER MOD DC/DC 10V 150W |
| VI-2WL-IV-F1 | CONVERTER MOD DC/DC 28V 150W |
| AD7840JP | IC DAC 14BIT LC2MOS VOUT 28PLCC |
| AD7547JR | IC DAC 12BIT LC2MOS DUAL 24-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2754AIUKG-16#PBF | 功能描述:IC DAC 16BIT QUAD IOUT 52-QFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:* |
| LTC2754AIUKG-16#TRPBF | 功能描述:IC DAC 16BIT QUAD IOUT 52-QFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線(xiàn)） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| LTC2754BCUKG-16#PBF | 功能描述:IC DAC 16BIT QUAD IOUT 52-QFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱(chēng):MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| LTC2754BCUKG-16#TRPBF | 功能描述:IC DAC 16BIT QUAD IOUT 52-QFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線(xiàn)） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| LTC2754BIUKG-16#PBF | 功能描述:IC DAC 16BIT QUAD IOUT 52-QFN RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線(xiàn)） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。