參數(shù)資料
型號(hào): LTC2755BCUP-16#TRPBF
廠商: Linear Technology
文件頁(yè)數(shù): 6/24頁(yè)
文件大?。?/td> 0K
描述: IC DAC 16BIT CUR OUT 64-QFN
標(biāo)準(zhǔn)包裝: 2,000
系列: SoftSpan™
設(shè)置時(shí)間: 2µs
位數(shù): 16
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 4
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 64-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 64-QFN(9x9)
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 8 電流,單極;8 電流,雙極
采樣率(每秒): *
配用: DC1112A-ND - BOARD DAC LTC2755-16
LTC2755
14
2755f
Output Ranges
The LTC2755 is a quad current-output, parallel-input
precision multiplying DAC with selectable output ranges.
Rangescaneitherbeprogrammedinsoftwareformaximum
exibility, or hardwired through pin-strapping for greatest
ease of use. Two unipolar ranges are available (0V to 5V
and 0V to 10V), and four bipolar ranges (±2.5V, ±5V, ±10V
and –2.5V to 7.5V). These ranges are obtained when an
external precision 5V reference is used. When a reference
voltage of 2V is used, the ranges become: 0V to 2V, 0V
to 4V, ±1V, ±2V, ±4V and –1V to 3V. The output ranges are
linearly scaled for references other than 2V and 5V.
Digital Section
The LTC2755 has 4 internal registers for each DAC, a total
of 16 registers (see Block Diagram). Each DAC channel
has two sets of double-buffered registers—one set for
the data, and one set for the span (output range) of the
DAC. The double-buffered feature provides the capability
to simultaneously update the span and code, which al-
lows smooth voltage transitions when changing output
ranges. It also permits the simultaneous updating of
multiple DACs.
Each set of double-buffered registers comprises an input
register and a DAC register. The input registers are holding
buffers—when data is loaded into an input register via a
write operation, the DAC outputs are not affected.
The contents of a DAC register, on the other hand, di-
rectly control the DAC output voltage or output range.
The contents of the DAC registers are changed by copying
the contents of an input register into its associated DAC
register via an update operation.
Write and Update Operations
The data input register of the addressed DAC is loaded
directly from a 16-bit microprocessor bus by holding the
D/S pin low and pulsing the WR pin low (write operation).
The DAC register is loaded by pulsing the UPD pin high
(update operation), which copies the data held in the input
register into the DAC register. Note that updates always
include both data and span; but the DAC register values
will not change unless the associated input register values
have previously been changed via a write operation.
Loading the span input register is accomplished similarly,
holding the D/S pin high and pulsing the WR pin low. The
span and data register structures are the same except for
the number of parallel bits—the span registers have 3 bits,
while the data registers have 12, 14 or 16 bits.
To make both registers transparent for owthrough
mode, tie WR low and UPD high. However, this defeats
the deglitcher operation and output glitch impulse may
increase. The deglitcher is activated on the rising edge
of the UPD pin.
The interface also allows the use of the input and DAC
registers in a master-slave, or edge-triggered, congura-
tion. This mode of operation occurs when WR and UPD
are tied together and driven by a single clock signal. The
data bits are loaded into the input register on the falling
edge of the clock and then loaded into the DAC register
on the rising edge.
It is possible to control both data and span on one 16-bit
wide data bus by allowing span pins S2 to S0 to share
bus lines with the data LSBs (D2 to D0). No write or read
operation includes both span and data, so there cannot
be a conict.
The asynchronous clear pin resets all DACs to 0V in any
output range. CLR resets all data registers, while leaving
the span registers undisturbed.
OPERATION
Figure 1. Using MSPAN to Congure the LTC2755 for Single-Span
Operation (±10V Range).
LTC2755-16
MSPAN
S2
S1
S0
D/S
2755 F01
WR UPD READ A2
DAC ADDRESS
A1 A0
DATA
I/O
VDD
DAC A
±10V
DAC B
DAC C
DAC D
16
+
+
+
+
相關(guān)PDF資料
PDF描述
AD7840KNZ IC DAC 14BIT LC2MOS VOUT 24-DIP
AD7248AAP IC DAC 12BIT W/REF 28-PLCC
AD5570WRSZ-REEL IC DAC 16BIT SERIAL IN 16SSOP
AD5544ARSZ-REEL7 IC DAC 16BIT QUAD SRL 28SSOP
AD7228ACPZ-REEL IC DAC 8BIT OCTAL W/AMP 28-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2755BIUP-16#PBF 功能描述:IC DAC 16BIT CUR OUT 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
LTC2755BIUP-16#TRPBF 功能描述:IC DAC 16BIT CUR OUT 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
LTC2755CUP-12#PBF 功能描述:IC DAC 12BIT CUR OUT 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
LTC2755CUP-12#TRPBF 功能描述:IC DAC 12BIT CUR OUT 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
LTC2755CUP-14#PBF 功能描述:IC DAC 14BIT CUR OUT 64-QFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應(yīng)商設(shè)備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k