- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44999 > LTC6992IDCB-4#TRMPBF (LINEAR TECHNOLOGY CORP) 0.02 A SWITCHING CONTROLLER, PDSO6 PDF資料下載
參數(shù)資料
| 型號： | LTC6992IDCB-4#TRMPBF |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | 0.02 A SWITCHING CONTROLLER, PDSO6 |
| 封裝： | 2 X 3 MM, LEAD FREE, PLASTIC, MO-229, DFN-6 |
| 文件頁數(shù)： | 8/34頁 |
| 文件大小： | 2577K |
| 代理商： | LTC6992IDCB-4#TRMPBF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
LTC6992-1/LTC6992-2/
LTC6992-3/LTC6992-4
16
69921234fb
Pulse Width (Duty Cycle) Modulation
The MOD pin is a high impedance analog input providing
direct control of the output duty cycle. The duty cycle is
proportional to the voltage applied to the MOD pin, VMOD.
Duty Cycle = D =
VMOD
0.8 VSET
1
8
The PWM duty cycle accuracy
D specifies that the above
equation is valid to within ±4.5% for VMOD between 0.2
VSET and 0.8 VSET (12.5% to 87.5% duty cycle).
Since VSET = 1V ±30mV, the duty cycle equation may be
approximated by the following equation.
Duty Cycle = D
VMOD 100mV
800mV
The VMOD control range is approximately 0.1V to 0.9V.
Driving VMOD beyond that range (towards GND or V+) will
have no further affect on the duty cycle.
Duty Cycle Limits
The only difference between the four versions of the
LTC6992 is the limits, or clamps, placed on the output
duty cycle. The LTC6992-1 generates output duty cycles
ranging from 0% to 100%. At 0% or 100% the output
will stop oscillating and rest at GND or V+, respectively.
The LTC6992-2 will never stop oscillating, regardless of
the VMOD level. Internal clamping circuits limit its duty
cycle to a 5% to 95% range (1% to 99% guaranteed).
Therefore, its VMOD control range is 0.14 VSET to 0.86
VSET (approximately 0.14V to 0.86V).
The LTC6992-3 and LTC6992-4 complete the family by
providing one-sided clamping. The LTC6992-3 allows
0% to 95% duty cycle, and the LTC6992-4 allows 5% to
100% duty cycle.
Output Polarity (POL Bit)
The duty cycle equation describes a proportional transfer
function, where duty cycle increases as VMOD increases.
The LTC6992 includes a POL bit (determined by the
DIVCODE as described earlier) that inverts the output
signal. This makes the duty cycle gain negative, reducing
duty cycle as VMOD increases.
OPERATION
Figure 3. POL Bit Functionality
6992 F03
OUT
POL = 1
tOUT
DtOUT
OUT
POL = 0
tOUT
DtOUT
D
V
MOD
0.8 V
SET
1
8
D 1
V
MOD
0.8 V
SET
1
8
相關PDF資料 |
PDF描述 |
|---|---|
| LTC6992CS6-4#TRPBF | 0.02 A SWITCHING CONTROLLER, PDSO6 |
| LTI2911IDDB-5#TRM | POWER SUPPLY SUPPORT CKT, PDSO8 |
| LTI2911ITS8-4#TRM | POWER SUPPLY SUPPORT CKT, PDSO8 |
| LTC2911CDDB-2#TRM | POWER SUPPLY SUPPORT CKT, PDSO8 |
| LTH2911HTS8-1#TR | POWER SUPPLY SUPPORT CKT, PDSO8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LTC6992IDCB6-1-PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM) |
| LTC6992IDCB6-1-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM) |
| LTC6992IDCB6-2-PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM) |
| LTC6992IDCB6-2-TRPBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM) |
| LTC6992IDCB6-3-PBF | 制造商:LINER 制造商全稱:Linear Technology 功能描述:TimerBlox Voltage-Controlled Pulse Width Modulator (PWM) |
發(fā)布緊急采購，3分鐘左右您將得到回復。