- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11209 > LX128EV-32FN208C (Lattice Semiconductor Corporation)IC SWITCH DIGITAL 208FPBGA PDF資料下載
參數(shù)資料
| 型號： | LX128EV-32FN208C |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 5/9頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SWITCH DIGITAL 208FPBGA |
| 標準包裝： | 90 |
| 功能： | 開關(guān) |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-BGA |
| 供應商設備封裝： | 208-FPBGA（17x17） |
| 包裝： | 托盤 |
Lattice Semiconductor
ispGDX2 Family Data Sheet
2
Figure 1. ispGDX2 Block Diagram (256-I/O Device)
Introduction
The ispGDX2 family is Lattice’s second generation in-system programmable generic digital crosspoint switch for
high speed bus switching and interface applications.
The ispGDX2 family is available in two options. The standard device supports sysHSI capability for ultra fast serial
communications while the lower-cost “E-series” supports the same high-performance FPGA fabric without the
sysHSI Block.
This family of switches combines a exible switching architecture with advanced sysIO interfaces including high
performance sysHSI Blocks, and sysCLOCK PLLs to meet the needs of the today’s high-speed systems. Through
a muliplexer-intensive architecture, the ispGDX2 facilitates a variety of common switching functions.
The availability of on-chip control logic further enhances the power of these devices. A high-performance solution,
the family supports bandwidth up to 38Gbps.
Every device in the family has a number of PLLs to provide the system designer with the ability to generate multiple
clocks and manage clock skews in their systems.
GDX Block
sysCLOCK
PLL
sysCLOCK
PLL
SERDES
sysIO Bank
SERDES
GDX Block
SERDES
GDX Block
SERDES
GDX Block
FIFO
ISP & Boundary Scan
Test Port
GDX
Bloc
k
SERDES
sysIO
Bank
sysIO
Bank
SERDES
GDX
Bloc
k
SERDES
GDX
Bloc
k
SERDES
GDX
Bloc
k
FIFO
sysIO
Bank
sysIO
Bank
SERDES
GDX
Bloc
k
GDX
Bloc
k
GDX
Bloc
k
GDX
Bloc
k
FIFO
sysHSI
Block
sysHSI
Block
sysHSI
Block
sysHSI
Block
sysHSI
Bloc
k
sysHSI
Bloc
k
sysHSI
Bloc
k
sysHSI
Bloc
k
sysCLOCK
PLL
sysCLOCK
PLL
Global Routing Pool
(GRP)
SELECT
DEVICES
DISCONTINUED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT89LP3240-20MU | MCU 8051 32K FLASH 20MHZ 7X7MLF |
| ADUC7022BCPZ32-RL | IC MCU 12BIT 1MSPS UART 40-LFCSP |
| AT90USB646-MUR | MCU AVR 64K FLASH 16MHZ 64QFN |
| AT90USB646-AUR | MCU AVR 64K FLASH 16MHZ 64TQFP |
| ADUC7023BCP6Z62IRL | IC MCU 12BIT 62KB FLASH 40LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LX128EV-5F208C | 功能描述:模擬和數(shù)字交叉點 IC 128 I/O SW Matrix 3.3V, 5ns, E-series RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| LX128EV-5F208I | 功能描述:模擬和數(shù)字交叉點 IC 128 I/O SW Matrix 3.3V, 5ns, E-series RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| LX128EV-5FN208C | 功能描述:模擬和數(shù)字交叉點 IC 128 I/O SW Matrix 3.3V, 5ns E-series RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| LX128EV-5FN208I | 功能描述:模擬和數(shù)字交叉點 IC 128 I/O SW Matrix 3.3V, 5ns E-series RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| LX128EVCF1003 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High Performance Interfacing and Switching |
發(fā)布緊急采購，3分鐘左右您將得到回復。