- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11209 > LX128EV-32FN208C (Lattice Semiconductor Corporation)IC SWITCH DIGITAL 208FPBGA PDF資料下載
參數(shù)資料
| 型號： | LX128EV-32FN208C |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數(shù)： | 7/9頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SWITCH DIGITAL 208FPBGA |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 功能： | 開關(guān) |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-BGA |
| 供應(yīng)商設(shè)備封裝： | 208-FPBGA（17x17） |
| 包裝： | 托盤 |
Lattice Semiconductor
ispGDX2 Family Data Sheet
4
MUX and Register Block (MRB)
Every MRB Block has a 4:1 MUX (I/O MUX) and a set of three registers which are connected to the I/O buffers,
FIFO and sysHSI Blocks. Multiple MRBs can be combined to form large multiplexers as described below. Figure 3
shows the structure of the MRB.
Each of the three registers in the MRB can be congured as edge-triggered D-type ip-op or as a level sensitive
latch. One register operates on the input data, the other output data and the last register synchronizes the output
enable function. The input and output data signals can bypass each of their registers. The polarity of the data out
and output enable signals can be selected.
The Output and OE register share the same clock and clock enable signals. The Input register has a separate clock
and clock enable. The initialization signals of each register can be independently congured as Set or Reset. These
registers have programmable polarity control for Clock, Clock Enable and Set/Reset. The output enable register
input can be set either by one of the two output enables generated locally from the Control Array or from one of the
four (two in 64 I/O) Global OE enable pins. In addition to the local clock and clock enable signals, each MRB has
access to Global Clock, Clock Enable, Reset and TOE nets.
SELECT
DEVICES
DISCONTINUED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT89LP3240-20MU | MCU 8051 32K FLASH 20MHZ 7X7MLF |
| ADUC7022BCPZ32-RL | IC MCU 12BIT 1MSPS UART 40-LFCSP |
| AT90USB646-MUR | MCU AVR 64K FLASH 16MHZ 64QFN |
| AT90USB646-AUR | MCU AVR 64K FLASH 16MHZ 64TQFP |
| ADUC7023BCP6Z62IRL | IC MCU 12BIT 62KB FLASH 40LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LX128EV-5F208C | 功能描述:模擬和數(shù)字交叉點(diǎn) IC 128 I/O SW Matrix 3.3V, 5ns, E-series RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| LX128EV-5F208I | 功能描述:模擬和數(shù)字交叉點(diǎn) IC 128 I/O SW Matrix 3.3V, 5ns, E-series RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| LX128EV-5FN208C | 功能描述:模擬和數(shù)字交叉點(diǎn) IC 128 I/O SW Matrix 3.3V, 5ns E-series RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| LX128EV-5FN208I | 功能描述:模擬和數(shù)字交叉點(diǎn) IC 128 I/O SW Matrix 3.3V, 5ns E-series RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| LX128EVCF1003 | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High Performance Interfacing and Switching |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。