- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄229291 > M1033-11I173.3708LF (INTEGRATED DEVICE TECHNOLOGY INC) 1033 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 PDF資料下載
參數(shù)資料
| 型號(hào)： | M1033-11I173.3708LF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 1033 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| 封裝： | 9 X 9 MM, CERAMIC, LCC-36 |
| 文件頁(yè)數(shù)： | 14/14頁(yè) |
| 文件大?。?/td> | 200K |
| 代理商： | M1033-11I173.3708LF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)
M1033/34 Preliminary Information 0.1
9 of 14
Revised 07Apr2005
Integr ated Circuit Systems , Inc. ● Netw o r ki ng & C o mmun ica t io ns ● ww w. icst.com ● tel (5 08) 85 2-54 00
M1033/34
VCSO BASED CLOCK PLL WITH AUTOSWITCH
Preliminar y In f o r m atio n
Integrated
Circuit
Systems, Inc.
External Loop Filter
To provide stable PLL operation, the M1033/34 requires
the use of an external loop filter. This is provided via the
provided filter pins (see Figure 5).
Due to the differential signal path design, the
implementation requires two identical complementary
RC filters as shown here.
Figure 5: External Loop Filter
See Table 7, Example External Loop Filter Component
Values, below.
PLL Bandwidth is affected by loop filter component
values, the “M” value, and the “PLL Loop Constants”
listed in AC Characteristics on pg. 12.
The MR_SEL3:0 settings can be used to actively change
PLL loop bandwidth in a given application. See “M and
R Divider Look-Up Tables (LUT)” on pg. 3.
PLL Simulator Tool Available
A free PC software utility is available on the ICS website
(www.icst.com). The M2000 Timing Modules PLL
Simulator is a downloadable application that simulates
PLL jitter and wander transfer characteristics. This
enables the user to set appropriate external loop
component values in a given application.
For guidance on device or loop filter implementa-
tion, contact CMBU (Commercial Business Unit)
Product Applications at (508) 852-5400.
C
POST
C
POST
VC
nVC
R
POST
nOP_OUT
OP_OUT
R
POST
R
LOOP
R
LOOP
C
LOOP
C
LOOP
OP_IN
nOP_IN
6
7
5
49
8
Example External Loop Filter Component Values1
for M1033-yz-155.5200 and M1034-yz-155.5200
VCSO Parameters: KVCO = 200kHz/V, RIN = 100k (pin NBW = 0), VCSO Bandwidth = 700kHz.
Device Configuration
Example External Loop Filter Comp. Values
Nominal Performance Using These Values
F
REF
(MHz)
F
VCSO
(MHz)
MR_SEL3:0
MDiv NBW
R
LOOP
C
LOOP
R
POST
C
POST
PLL Loop
Bandwidth
Damping
Factor
Passband
Peaking (dB)
19.44 2
155.52
0 0 0 0
8
0
6.8
k
10
F
82
k
1000
pF
315
Hz
5.4
0.068
38.88 3
155.52
0 0 0 1
16
0
12
k
10
F
82k
1000
pF
270
Hz
6.7
0.044
77.76 4
155.52
0 1 0 1
8
0
6.8
k
10
F
82k
1000
pF
315
Hz
5.4
0.068
77.76 5
155.52
0 1 1 0
32
0
22
k
4.7
F
82k
1000
pF
250
Hz
6.0
0.05
155.52 4
155.52
1 0 1 0
16
0
12
k
10
F
82k
1000
pF
270
Hz
6.7
0.044
155.52 6
155.52
1 0 1 1
64
0
47
k
2.2
F
82k
1000
pF
266
Hz
6.2
0.05
Table 7: Example External Loop Filter Component Values
Note 1: K
VCO, VCSO Bandwidth, M Divider Value, and External Loop Filter Component Values determine Loop Bandwidth, Damping Factor,
and Passband Peaking. For PLL Simulator software, go to www.icst.com.
Note 2: This row is for the M1033 only.
Note 3: This row is for the M1034 only.
Note 4: Optimal for system clock filtering.
Note 5: Optimal for loop timing mode or where high input jitter tolerance is needed, phase detector frequency is 4.86 MHz.
Note 6: Optimal for loop timing mode or where high input jitter tolerance is needed, phase detector frequency is 2.43 MHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC93R51AC | 93R SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| M200EXXX.XXXX-228L | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M200EXXX.XXXX-131K | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M200EXXX.XXXX-134K | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M200P622.080-243K | SPECIALTY LOGIC CIRCUIT, MDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M1033-16-155.5200 | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 FREQUENCY TRANSLATOR RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| M1033-16-155.5200T | 制造商:Integrated Device Technology Inc 功能描述:VCSO 36-Pin CLCC T/R 制造商:Integrated Device Technology Inc 功能描述:9X9 LCC(LEAD FREE) - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:FREQUENCY TRANSLATOR |
| M1034 | 制造商:ICS 制造商全稱:ICS 功能描述:VCSO BASED CLOCK PLL WITH AUTOSWITCH |
| M1034-11-155.5200 | 制造商:ICS 制造商全稱:ICS 功能描述:VCSO BASED CLOCK PLL WITH AUTOSWITCH |
| M1034-11-156.2500 | 制造商:ICS 制造商全稱:ICS 功能描述:VCSO BASED CLOCK PLL WITH AUTOSWITCH |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。