Revision 13 2-75 Timing Characteristics Table 2-99 RAM4K9 Commercial-Case Conditions:" />
參數(shù)資料
型號(hào): M1A3PE3000L-1FG484I
廠商: Microsemi SoC
文件頁數(shù): 151/162頁
文件大小: 0K
描述: IC FPGA 1KB FLASH 3M 484-FBGA
標(biāo)準(zhǔn)包裝: 40
系列: ProASIC3EL
RAM 位總計(jì): 516096
輸入/輸出數(shù): 341
門數(shù): 3000000
電源電壓: 1.14V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 484-BGA
供應(yīng)商設(shè)備封裝: 484-FPBGA(23x23)
ProASIC3E Flash Family FPGAs
Revision 13
2-75
Timing Characteristics
Table 2-99 RAM4K9
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V
Parameter
Description
–2
–1
Std. Units
tAS
Address setup time
0.25 0.28 0.33
ns
tAH
Address hold time
0.00 0.00 0.00
ns
tENS
REN, WEN setup time
0.14 0.16 0.19
ns
tENH
REN, WEN hold time
0.10 0.11 0.13
ns
tBKS
BLK setup time
0.23 0.27 0.31
ns
tBKH
BLK hold time
0.02 0.02 0.02
ns
tDS
Input data (DIN) setup time
0.18 0.21 0.25
ns
tDH
Input data (DIN) hold time
0.00 0.00 0.00
ns
tCKQ1
Clock High to new data valid on DOUT (output retained, WMODE = 0)
1.79 2.03 2.39
ns
Clock High to new data valid on DOUT (flow-through, WMODE = 1)
2.36 2.68 3.15
ns
tCKQ2
Clock High to new data valid on DOUT (pipelined)
0.89 1.02 1.20
ns
tC2CWWL1
Address collision clk-to-clk delay for reliable write after write on same
address—Applicable to Closing Edge
0.33 0.28 0.25
ns
tC2CWWH1
Address collision clk-to-clk delay for reliable write after write on same
address—Applicable to Rising Edge
0.30 0.26 0.23
ns
tC2CRWH1
Address collision clk-to-clk delay for reliable read access after write on same
address—Applicable to Opening Edge
0.45 0.38 0.34
ns
tC2CWRH1
Address collision clk-to-clk delay for reliable write access after read on same
address— Applicable to Opening Edge
0.49 0.42 0.37
ns
tRSTBQ
RESET Low to data out Low on DO (flow-through)
0.92 1.05 1.23
ns
RESET Low to Data Out Low on DO (pipelined)
0.92 1.05 1.23
ns
tREMRSTB
RESET removal
0.29 0.33 0.38
ns
tRECRSTB
RESET recovery
1.50 1.71 2.01
ns
tMPWRSTB
RESET minimum pulse width
0.21 0.24 0.29
ns
tCYC
Clock cycle time
3.23 3.68 4.32
ns
FMAX
Maximum frequency
310
272
231
MHz
Notes:
1. For more information, refer to the application note Simultaneous Read-Write Operations in Dual-Port SRAM for Flash-
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-5 for derating values.
相關(guān)PDF資料
PDF描述
ASM43DRSD-S288 CONN EDGECARD 86POS .156 EXTEND
A3PE3000L-1FG484I IC FPGA 1KB FLASH 3M 484-FBGA
CAT24C256XI IC EEPROM 256KBIT 400KHZ 8SOIC
A3PE3000L-1FGG484I IC FPGA 1KB FLASH 3M 484-FBGA
EP1S25F1020C7N IC STRATIX FPGA 25K LE 1020-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M1A3PE3000L-1FG484M 制造商:Microsemi Corporation 功能描述:FPGA PROASIC?3EL FAMILY 3M GATES 130NM (CMOS) TECHNOLOGY 1.2 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 341 I/O 484FBGA 制造商:Microsemi Corporation 功能描述:IC FPGA 3M GATES W/M1 484FBGA
M1A3PE3000L-1FG896 功能描述:IC FPGA 1KB FLASH 3M 896-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3EL 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
M1A3PE3000L-1FG896I 功能描述:IC FPGA 1KB FLASH 3M 896-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ProASIC3EL 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計(jì):129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
M1A3PE3000L-1FG896M 制造商:Microsemi Corporation 功能描述:FPGA ProASIC?3EL Family 3M Gates 130nm Technology 1.2V/1.5V 896-Pin FBGA 制造商:Microsemi Corporation 功能描述:FPGA PROASIC?3EL FAMILY 3M GATES 130NM (CMOS) TECHNOLOGY 1.2 - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 3M GATES W/M1 896FBGA 制造商:Microsemi Corporation 功能描述:IC FPGA 620 I/O 896FBGA
M1A3PE3000L-1FGG144M 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:Military ProASIC3/EL Low-Power Flash FPGAs