- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄229291 > M2004-32I622.0800 (INTEGRATED DEVICE TECHNOLOGY INC) 2004 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 PDF資料下載
參數(shù)資料
| 型號： | M2004-32I622.0800 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 2004 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| 封裝： | 9 X 9 MM, CERAMIC, LCC-36 |
| 文件頁數(shù)： | 5/10頁 |
| 文件大小： | 403K |
| 代理商： | M2004-32I622.0800 |
M2004-x2 Datasheet Rev 1.3
4 of 10
Revised 10Sep2003
Integr ate d Circuit Systems , In c. ● Comm unication s Modules ● www.icst.com ● tel (508) 852-5400
M2004-X2
FREQUENCY TRANSLATION PLL FAMILY
Preliminar y In f o r m atio n
FUNCTIONAL DESCRIPTION
The M2004-x2 is a PLL (Phase Locked Loop) based
clock generator that generates output clocks
synchronized to one of two selectable input reference
clocks. An internal high “Q” SAW delay line provides a
low jitter clock signal.
The device can be pin-configured for feedback divider
and output divider values. Output is LVPECL
compatible. External loop filter component values set
the PLL bandwidth to optimize jitter attenuation
characteristics.
The M2004-x2 is ideal for clock jitter attenuation and
frequency translation in 2.5 or 10 Gb optical network
line card applications.
Added Features and Device Variants
Hitless Switching with Phase Build-out (HS/PBO)
provides SONET/SDH MTIE and TDEV compliance
during a reference clock reselection when using the
internal mux (and also when using an external mux, in
two device variants).
A fixed Narrow Loop Bandwidth feature (Fixed NBW) is
included in some of the device variants.
All of the variants of the device are defined as follows:
The M2004-02 is the base variant (it omits both
HS/PBO and Fixed NBW).
The M2004-12 includes HS/PBO triggered by either a
phase transient or internal mux reselection.
The M2004-22 includes HS/PBO triggered by
internal mux reselection only
and Fixed NBW.
The M2004-32 includes HS/PBO triggered by either
a phase transient or internal mux reselection
and
Fixed NBW.
The M2004-42 includes HS/PBO triggered by internal
mux reselection only.
The M2004-52 includes HS/PBO triggered by
internal mux reselection only
and Fixed NBW.
Input Reference Clocks
An internal input MUX is provided for input reference
clock selection. One input reference clock is selected
from between a single-ended LVCMOS / LVTTL clock
input or a differential LVPECL or LVDS clock input pair.
The maximum input frequency is 175MHz.
PLL Operation
The M2004-x2 is a complete clock PLL. It uses a phase
detector and configurable dividers to synchronize the
output of the VCSO with the selected reference clock.
The “M Divider” divides the VCSO output frequency,
feeding the result into the phase detector. The selected
input reference clock is fed into the other input of the
phase detector. The phase detector compares its two
inputs. It then causes the VCSO to increase or
decrease in speed as needed to phase- and frequency-
lock the VCSO to the reference input.
The value of M directly affects closed loop bandwidth.
The M Divider
The relationship between the VCSO center frequency
(Fvcso), the M divider, and the input reference
frequency (Fref_clk) is:
The product of M and the input frequency must be such
that it falls within the “l(fā)ock” range of the VCSO.
N Divider and Outputs
The M2004-x2 provides one differential LVPECL output
pair: FOUT, nFOUT. By using the N divider, the output
frequency can be the VCSO center frequency (Fvcso)
or 1/2, 1/4, or 1/8 Fvcso.
The N1 and N0 pins select the value for the N divider.
When the N divider is included, the complete relation-
ship for the output frequency (Fout) is defined as:
Configuration of M and N Dividers
The M and N dividers can be set by pin configuration
using the input pins M0 - M5, N0, and N1. The data on pins
M5:0
and pins N1:0 is passed directly to the M and N
dividers.
The divider configuration of the M2004-x2 is reset when
the input pin MR is set HIGH. MR is set LOW for divider
configuration to be operational.
Device Variants and Corresponding Functions
Variant
Hitless Switching /
Phase Build-out Triggered by
Fixed
NBW
Phase Transient Mux Reselection
M2004-02
no
M2004-12
Yes
no
M2004-22
no
Yes
M2004-32
Yes
M2004-42
no
Yes
no
M2004-52
no
Yes
Fvcso
Fref_clk
M
×
=
Fout
Fvcso
N
-------------------
=
Fref_clk
M
N
--------
×
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M200P622.080-177K | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M1033-11I173.3708LF | 1033 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| MPC93R51AC | 93R SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| M200EXXX.XXXX-228L | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M200EXXX.XXXX-131K | SPECIALTY LOGIC CIRCUIT, MDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M20048-1 | 功能描述:GPS RADIONOVA RF MODULE MTK CHIP 制造商:antenova 系列:RADIONOVA? 包裝:剪切帶（CT） 零件狀態(tài):在售 頻率:1.575GHz 靈敏度:-165dBm 數(shù)據(jù)速率（最大值）:- 調(diào)制或協(xié)議:GPS 應(yīng)用:通用 電流 - 接收:31mA 數(shù)據(jù)接口:UART 存儲容量:- 天線連接器:板載，跟蹤 特性:- 電壓 - 電源:3.3V 工作溫度:-40°C ~ 85°C 封裝/外殼:模塊 供應(yīng)商器件封裝:模塊 標(biāo)準(zhǔn)包裝:1 |
| M20048-EVB-1 | 功能描述:M20048-1 EVALUATION BOARD 制造商:antenova 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
| M2004P | 制造商:Mitsubishi Electric 功能描述:2004P |
| M20050-1 | 功能描述:GPS/GNSS RADIONOVA RF MODULE MTK 制造商:antenova 系列:RADIONOVA? 包裝:剪切帶（CT） 零件狀態(tài):在售 頻率:1.575GHz 靈敏度:-165dBm 數(shù)據(jù)速率（最大值）:- 調(diào)制或協(xié)議:GPS 應(yīng)用:通用 電流 - 接收:29mA 數(shù)據(jù)接口:UART 存儲容量:- 天線連接器:板載，跟蹤 特性:- 電壓 - 電源:3.3V 工作溫度:-40°C ~ 85°C 封裝/外殼:模塊 供應(yīng)商器件封裝:模塊 標(biāo)準(zhǔn)包裝:1 |
| M20050-EVB-1 | 功能描述:M20050-1 EVALUATION BOARD 制造商:antenova 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。