- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄229291 > M2004-32I622.0800 (INTEGRATED DEVICE TECHNOLOGY INC) 2004 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 PDF資料下載
參數(shù)資料
| 型號： | M2004-32I622.0800 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 2004 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| 封裝： | 9 X 9 MM, CERAMIC, LCC-36 |
| 文件頁數(shù)： | 9/10頁 |
| 文件大小： | 403K |
| 代理商： | M2004-32I622.0800 |
M2004-x2 Datasheet Rev 1.3
8 of 10
Revised 10Sep2003
Integr ate d Circuit Systems , In c. ● Comm unication s Modules ● www.icst.com ● tel (508) 852-5400
M2004-X2
FREQUENCY TRANSLATION PLL FAMILY
Preliminar y In f o r m atio n
ELECTRICAL SPECIFICATIONS (CONTINUED)
AC Characteristics
Unless stated otherwise, V
CC = 3.3V +5%,TA = 0
oC to +70 oC (commercial), F
VCSO = FOUT = 622-675MHz, Outputs terminated with 50 to VCC - 2V
T
A = -40
oC to +85 oC (industrial)
Symbol Parameter
Min
Typ
Max
Unit Conditions
F
IN
Input Frequency
DIF_REF, nDIF_REF, REF_CLK
1
175
MHz
F
OUT
Output Frequency
FOUT, nFOUT
38
700
MHz
APR
VCSO Pull-Range
Commercial
±120
±200
ppm
Industrial
±50
±150
ppm
PLL Loop
Constants 1
Note 1: Parameters needed for PLL Simulator software; see Tables 8 and 9, External Loop Filter Component Values, on pg. 6.
K
VCO
VCO Gain
800
kHz/V
R
IN
Internal Loop Resistor
M2004-42
16
k
M2004-22, M2004-32, M2004-52
2016
k
BW
VCSO
VCSO Bandwidth
700
kHz
Phase Noise
and Jitter
Φn
Single Side Band
Phase Noise
@622.08MHz
1
kHz Offset
-72
dBc/Hz
10
kHz Offset
-94
dBc/Hz
100
kHz Offset
-123
dBc/Hz
J(t)
Jitter (rms)
12
kHz to 20MHz
0.5
ps
50
kHz to 80MHz
0.5
ps
odc
Output Duty Cycle 2
Note 2: See Parameter Measurement Information on pg. 9.
N = 2, 4, or 8
45
50
55
%
N = 1
40
50
60
%
t
R
Output Rise Time 2
for FOUT, nFOUT
F
OUT =155.52MHz N = 4 (N1:0 = 10)
350
450
550
ps
20
% to 80%
F
OUT =311.04MHz N = 2 (N1:0 = 01)
325
425
500
ps
F
OUT =622.08MHz N = 1 (N1:0 = 00)
200
275
350
ps
t
F
Output Fall Time 2
for FOUT, nFOUT
F
OUT =155.52MHz N = 4 (N1:0 = 10)
350
450
550
ps
20
% to 80%
F
OUT =311.04MHz N = 2 (N1:0 = 01)
325
425
500
ps
F
OUT =622.08MHz N = 1 (N1:0 = 00)
200
275
350
ps
t
LOCK
PLL Lock Time
100
ms
MTIE
Mean Time Interval Error 3 M2004-22, M2004-32,
M2004-42, M2004-52
Note 3: Requires proper loop filter settings. Consult factory.
Compliant with GR-253-CORE
Table 13: AC Characteristics
相關PDF資料 |
PDF描述 |
|---|---|
| M200P622.080-177K | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M1033-11I173.3708LF | 1033 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), CQCC36 |
| MPC93R51AC | 93R SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| M200EXXX.XXXX-228L | SPECIALTY LOGIC CIRCUIT, MDIP24 |
| M200EXXX.XXXX-131K | SPECIALTY LOGIC CIRCUIT, MDIP24 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M20048-1 | 功能描述:GPS RADIONOVA RF MODULE MTK CHIP 制造商:antenova 系列:RADIONOVA? 包裝:剪切帶（CT） 零件狀態(tài):在售 頻率:1.575GHz 靈敏度:-165dBm 數(shù)據(jù)速率（最大值）:- 調制或協(xié)議:GPS 應用:通用 電流 - 接收:31mA 數(shù)據(jù)接口:UART 存儲容量:- 天線連接器:板載，跟蹤 特性:- 電壓 - 電源:3.3V 工作溫度:-40°C ~ 85°C 封裝/外殼:模塊 供應商器件封裝:模塊 標準包裝:1 |
| M20048-EVB-1 | 功能描述:M20048-1 EVALUATION BOARD 制造商:antenova 系列:* 零件狀態(tài):在售 標準包裝:1 |
| M2004P | 制造商:Mitsubishi Electric 功能描述:2004P |
| M20050-1 | 功能描述:GPS/GNSS RADIONOVA RF MODULE MTK 制造商:antenova 系列:RADIONOVA? 包裝:剪切帶（CT） 零件狀態(tài):在售 頻率:1.575GHz 靈敏度:-165dBm 數(shù)據(jù)速率（最大值）:- 調制或協(xié)議:GPS 應用:通用 電流 - 接收:29mA 數(shù)據(jù)接口:UART 存儲容量:- 天線連接器:板載，跟蹤 特性:- 電壓 - 電源:3.3V 工作溫度:-40°C ~ 85°C 封裝/外殼:模塊 供應商器件封裝:模塊 標準包裝:1 |
| M20050-EVB-1 | 功能描述:M20050-1 EVALUATION BOARD 制造商:antenova 系列:* 零件狀態(tài):在售 標準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復。