參數(shù)資料
型號: M30302M8-XXXGP
元件分類: 微控制器/微處理器
英文描述: 16-BIT, MROM, MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, PLASTIC, QFP-100
文件頁數(shù): 23/177頁
文件大小: 2355K
代理商: M30302M8-XXXGP
Clock asynchronous serial I/O (UART) mode
119
Mitsubishi microcomputers
M16C / 30 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Figure 1.16.22. Typical transmit/receive timing in UART mode (used for the SIM interface)
Transmit enable
bit(TE)
Transmit buffer
empty flag(TI)
Transmit register
empty flag (TXEPT)
D0
D1 D2 D3
D4
D5 D6 D7
ST
P
Start
bit
Parity
bit
The above timing applies to the following settings :
Parity is enabled.
One stop bit.
Transmit interrupt cause select bit = “1”.
“0”
“1”
“0”
“1”
“0”
“1”
Tc = 16 (n + 1) / fi
fi : frequency of BRG2 count source (f1, f8, f32)
n : value set to BRG2
Transmit interrupt
request bit (IR)
“0”
“1”
D0 D1
D2 D3 D4 D5 D6
D7
ST
P
Shown in ( ) are bit symbols.
Tc
Transfer clock
SP
Stop
bit
Data is set in UART2 transmit buffer register
SP
An “L” level returns from TxD2 due to
the occurrence of a parity error.
The level is detected by the
interrupt routine.
The level is
detected by the
interrupt routine.
Receive enable
bit (RE)
Receive complete
flag (RI)
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
Start
bit
Parity
bit
RxD2
The above timing applies to the following settings :
Parity is enabled.
One stop bit.
Transmit interrupt cause select bit = “0”.
“0”
“1”
“0”
“1”
Tc = 16 (n + 1) / fi
fi : frequency of BRG2 count source (f1, f8, f32)
n : value set to BRG2
Receive interrupt
request bit (IR)
“0”
“1”
D0 D1
D2 D3 D4 D5 D6 D7
ST
P
SP
Shown in ( ) are bit symbols.
Tc
Transfer clock
SP
Stop
bit
An “L” level returns from TxD2 due to
the occurrence of a parity error.
TxD2
Read to receive buffer
D0 D1 D2 D3 D4 D5 D6 D7
ST
P
Signal conductor level
(Note 2)
D0 D1
D2 D3 D4 D5 D6 D7
ST
P
SP
D0 D1
D2 D3 D4 D5 D6 D7
ST
P
D0 D1 D2
D3 D4 D5 D6 D7
ST
P
SP
TxD2
RxD2
Signal conductor level
(Note 2)
Note 2: Equal in waveform because TxD2 and RxD2 are connected.
Transferred from UART2 transmit buffer register to UART2 transmit register
Cleared to “0” when interrupt request is accepted, or cleared by software
Note 1: The transmit is started with overflow timing of BRG after having written in a value at the transmit buffer in the above timing.
Note 1
相關PDF資料
PDF描述
M30302MC-XXXFP 16-BIT, MROM, MICROCONTROLLER, PQFP100
M30302M4-XXXFP 16-BIT, MROM, MICROCONTROLLER, PQFP100
M30302MAL-XXXFP 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
M30302MCL-XXXGP 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
M30302MAL-XXXGP 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100
相關代理商/技術參數(shù)
參數(shù)描述
M30302MAL-XXX 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30302MAL-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30302MAL-XXXGP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30302MAP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M30302MAP-XXX 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER