參數(shù)資料
型號: M306N4FGTGP
元件分類: 微控制器/微處理器
英文描述: 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
封裝: 14 X 14 MM, 0.50 MM PITCH, PLASTIC, LQFP-100
文件頁數(shù): 7/28頁
文件大?。?/td> 844K
代理商: M306N4FGTGP
Rev.2.40
Aug 25, 2006
page 13 of 88
REJ03B0003-0240
M16C/6N Group (M16C/6N4)
2. Central Processing Unit (CPU)
Under development
This document is under development and its contents are subject to change.
2.3 Frame Base Register (FB)
FB is configured with 16 bits, and is used for FB relative addressing.
2.4 Interrupt Table Register (INTB)
INTB is configured with 20 bits, indicating the start address of an interrupt vector table.
2.5 Program Counter (PC)
PC is configured with 20 bits, indicating the address of an instruction to be executed.
2.6 User Stack Pointer (USP), Interrupt Stack Pointer (ISP)
Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.
Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.
2.7 Static Base Register (SB)
SB is configured with 16 bits, and is used for SB relative addressing.
2.8 Flag Register (FLG)
FLG consists of 11 bits, indicating the CPU status.
2.8.1 Carry Flag (C Flag)
This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.
2.8.2 Debug Flag (D Flag)
This flag is used exclusively for debugging purpose. During normal use, set to 0.
2.8.3 Zero Flag (Z Flag)
This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.
2.8.4 Sign Flag (S Flag)
This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.
2.8.5 Register Bank Select Flag (B Flag)
Register bank 0 is selected when this flag is 0; register bank 1 is selected when this flag is 1.
2.8.6 Overflow Flag (O Flag)
This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.
2.8.7 Interrupt Enable Flag (I Flag)
This flag enables a maskable interrupt.
Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is set
to 0 when the interrupt request is accepted.
2.8.8 Stack Pointer Select Flag (U Flag)
ISP is selected when the U flag is 0; USP is selected when the U flag is 1.
The U flag is set to 0 when a hardware interrupt request is accepted or an INT instruction for software
interrupt Nos. 0 to 31 is executed.
2.8.9 Processor Interrupt Priority Level (IPL)
IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level
0 to level 7.
If a requested interrupt has priority greater than IPL, the interrupt request is enabled.
2.8.10 Reserved Area
When white to this bit, write 0. When read, its content is undefined.
相關PDF資料
PDF描述
M306N4MGV-XXXGP 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP100
M306N4FCTGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
M306N4MCT-XXXGP 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PQFP100
M306N4FGGP 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
M306N4FGTFP-U0 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP100
相關代理商/技術參數(shù)
參數(shù)描述
M306N4FGVFP 功能描述:IC M16C MCU FLASH 100QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:M16C™ M16C/60/6N4 標準包裝:60 系列:PSOC® 3 CY8C38xx 核心處理器:8051 芯體尺寸:8-位 速度:67MHz 連通性:EBI/EMI,I²C,LIN,SPI,UART/USART 外圍設備:電容感應,DMA,LCD,POR,PWM,WDT 輸入/輸出數(shù):25 程序存儲器容量:64KB(64K x 8) 程序存儲器類型:閃存 EEPROM 大小:2K x 8 RAM 容量:8K x 8 電壓 - 電源 (Vcc/Vdd):1.71 V ~ 5.5 V 數(shù)據(jù)轉換器:A/D 2x20b,D/A 4x8b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFQFN 裸露焊盤 包裝:托盤
M306N4FGVFP#UKJ 制造商:Renesas Electronics Corporation 功能描述:16-BIT M16C CISC - Bulk
M306N4FGVGP 制造商:Renesas Electronics Corporation 功能描述:
M306N4FGVGP#U0 制造商:Renesas Electronics Corporation 功能描述:
M306N4MCT-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Renesas MCU