- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370837 > M32000D4AFP (Mitsubishi Electric Corporation) SINGLE CHIP 32 BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號： | M32000D4AFP |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片32位CMOS微機 |
| 文件頁數(shù)： | 6/45頁 |
| 文件大小： | 535K |
| 代理商： | M32000D4AFP |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
M32000D4AFP
6
PIN DESCRIPTION (1/3)
type
power
source
clock
pin name
VCC
VSS
CLKIN
name
power source
ground
clock input
I/O
–
–
input
function
All power source pins should be connected to VCC.
All ground pins should be connected to VSS.
Clock input pin. The M32000D4AFP has an internal PLL multiplier
circuit, and an input clock which is 1/4 of the internal operating
frequency (when the internal operating frequency is 66.6 MHz,
the CLKIN input is 16.65 MHz).
Connects a capacitor for the internal PLL.
PLLCAP
C connection
for PLL
power source
for PLL
ground
for PLL
reset
–
PLLVCC
–
Power source for the internal PLL.
PLLVSS
–
Ground for the internal PLL.
system
control
____
input
Internally resets the M32000D4AFP. It is also used to return
from standby mode and CPU sleep mode.
Sets the M32000D4AFP default operation to either system bus
master (M/S = "H") or bus slave (M/S = "L").
When the M32000D4AFP is set to bus slave, it does not carry
out a reset vector entry fetch after a reset.
The setting of M/S cannot be changed during operation.
Keep at either an "H" or an "L" level.
Input pin to request return from standby mode.
This is only accepted when STBY is "L" level.
It generates the wakeup interrupt.
Indicates that the M32000D4AFP has switched to standby
mode. An "L" level is output while the device is in standby
mode.
The M32000D4AFP has a 24-bit address (A8 to A31) bus for
a 16 MB address space. A31 is not output. During the write
cycle, the valid byte positions on the 16-bit data bus are output
as BCH or BCL. During the read cycle, the 16-bit data bus is
read, however,only data in the valid byte positions is transferred
to the M32000D4AFP.
Address bus pins are bidirectional. When accessing the internal
DRAM from an external bus master while the M32000D4AFP is
in the hold state, input the address from the system bus side.
16-bit data bus for connecting to external devices.
_
M/S
master/slave
input
______
wakeup
input
_____
standby
output
address
bus
A8 to A30
address bus
I/O
(Hi-z)*
data bus
D0 to D15
data bus
I/O
(Hi-z)*
* (Hi-z): This pin goes to high-impedance in the hold state.
相關PDF資料 |
PDF描述 |
|---|---|
| M32170F3VFP | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32174F3VFP | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32170F3VFG | 32-BIT RISC SINGLE-CHIP MICROCOMPUTER |
| M32170F3VWG | 32-BIT RISC SINGLE-CHIP MICROCOMPUTER |
| M32174F3VWG | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M32000D4BFP-80 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32002AGLJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AGMJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AGPJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AMLJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
發(fā)布緊急采購，3分鐘左右您將得到回復。