- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69011 > M34509G4H-XXXFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | M34509G4H-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO24 |
| 封裝： | 5.30 X 10.10 MM, 0.80 MM PITCH, PLASTIC, SSOP-24 |
| 文件頁(yè)數(shù)： | 82/145頁(yè) |
| 文件大?。?/td> | 1060K |
| 代理商： | M34509G4H-XXXFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)當(dāng)前第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)
4509 Group
Rev.1.03
2009.07.27
page 39 of 140
REJ03B0147-0103
Note: “R” represents read enabled, and “W” represents write enabled.
(1) A/D control register Q1
Register Q1 is used to select the operation mode and one of analog
input pins. Set the contents of this register through register A with the
TQ1A instruction. The TAQ1 instruction can be used to transfer the
contents of register Q1 to register A.
(2) Operating at A/D conversion mode
The A/D conversion mode is set by setting the bit 3 of register Q1 to “0.”
(3) Successive comparison register AD
Register AD stores the A/D conversion result of an analog input in
10-bit digital data format. The contents of the high-order 8 bits of this
register can be stored in register B and register A with the TABAD in-
struction. The contents of the low-order 2 bits of this register can be
stored into the high-order 2 bits of register A with the TALA instruc-
tion. However, do not execute these instructions during A/D
conversion.
When the contents of register AD is n, the logic value of the compari-
son voltage Vref generated from the built-in DA converter can be
obtained with the reference voltage VDD by the following formula:
Logic value of comparison voltage Vref
Vref =
n
n: The value of register AD (n = 0 to 1023)
VDD
1024
Table 12 A/D control registers
(4) A/D conversion completion flag (ADF)
A/D conversion completion flag (ADF) is set to “1” when A/D conver-
sion completes. The state of ADF flag can be examined with the skip
instruction (SNZAD). Use the interrupt control register V2 to select
the interrupt or the skip instruction.
The ADF flag is cleared to “0” when the interrupt occurs or when the
next instruction is skipped with the skip instruction.
(5) A/D conversion start instruction (ADST)
A/D conversion starts when the ADST instruction is executed. The
conversion result is automatically stored in the register AD.
(6) Operation description
A/D conversion is started with the A/D conversion start instruction
(ADST). The internal operation during A/D conversion is as follows:
When the A/D conversion starts, the register AD is cleared to
“00016.”
Next, the topmost bit of the register AD is set to “1,” and the com-
parison voltage Vref is compared with the analog input voltage VIN.
When the comparison result is Vref < VIN, the topmost bit of the
register AD remains set to “1.” When the comparison result is Vref
> VIN, it is cleared to “0.”
The 4509 Group repeats this operation to the lowermost bit of the
register AD to convert an analog value to a digital value. A/D conver-
sion stops after 62 machine cycles (31 s when f(XIN) = 6.0 MHz in
high-speed mode) from the start, and the conversion result is stored
in the register AD. An A/D interrupt activated condition is satisfied
and the ADF flag is set to “1” as soon as A/D conversion completes
(Figure 32).
Q13
A/D control register Q1
A/D operation mode selection bit
at reset : 00002
at RAM back-up : state retained
0
1
Q12
0
1
A/D conversion mode
Comparator mode
Selected pins
AIN0
AIN1
AIN2
AIN3
AIN4
AIN5
Not available
Q11
0
1
0
1
Q11
Q10
0
1
0
1
0
1
0
1
Q12
Q10
Analog input pin selection bits
R/W
TAQ1/TQ1A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34510M4A-XXXSP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDIP32 |
| M34510M2A-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO36 |
| M34510E8-XXXFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO36 |
| M34513M6-XXXFP | 4-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP32 |
| M34513E4SP | 4-BIT, OTPROM, 4.2 MHz, MICROCONTROLLER, PDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34509G4-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34509T2-CPE | 功能描述:DEV TOOL COMPACT EMULATOR: 4508/ RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 內(nèi)電路編程器、仿真器以及調(diào)試器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 19/Jul/2010 標(biāo)準(zhǔn)包裝:1 系列:* 類型:* 適用于相關(guān)產(chǎn)品:* 所含物品:* |
| M34512M2 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34512M2-XXXFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34512M4 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。