參數(shù)資料
型號: M34556M8H-XXXFP
元件分類: 微控制器/微處理器
英文描述: 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42
封裝: 0.450 INCH, 0.80 MM PITCH, PLASTIC, SSOP-42
文件頁數(shù): 61/147頁
文件大?。?/td> 1087K
代理商: M34556M8H-XXXFP
Rev.3.02
Dec 22, 2006
page 18 of 142
REJ03B0025-0302
4556 Group
(8) Program counter (PC)
Program counter (PC) is used to specify a ROM address (page and
address). It determines a sequence in which instructions stored in
ROM are read. It is a binary counter that increments the number of
instruction bytes each time an instruction is executed. However,
the value changes to a specified address when branch instructions,
subroutine call instructions, return instructions, or the table refer-
ence instruction (TABP p) is executed.
Program counter consists of PCH (most significant bit to bit 7)
which specifies to a ROM page and PCL (bits 6 to 0) which speci-
fies an address within a page. After it reaches the last address
(address 127) of a page, it specifies address 0 of the next page
(Figure 7).
Make sure that the PCH does not specify after the last page of the
built-in ROM.
(9) Data pointer (DP)
Data pointer (DP) is used to specify a RAM address and consists
of registers Z, X, and Y. Register Z specifies a RAM file group, reg-
ister X specifies a file, and register Y specifies a RAM digit (Figure
8).
Register Y is also used to specify the port D bit position.
When using port D, set the port D bit position to register Y certainly
and execute the SD, RD, or SZD instruction (Figure 9).
Note
Register Z of data pointer is undefined after system is released
from reset.
Also, registers Z, X and Y are undefined in the power down mode.
After system is returned from the power down mode, set these reg-
isters.
Fig. 7 Program counter (PC) structure
Fig. 8 Data pointer (DP) structure
Fig. 9 SD instruction execution example
p5 p4 p3 p2 p1 p0
a6 a5 a4 a3 a2 a1 a0
Program counter
PCH
Specifying page
PCL
Specifying address
p6
Z1 Z0 X3 X2 X1 X0 Y3 Y2 Y1 Y0
Data pointer (DP)
Register Z (2)
Register X (4)
Register Y (4)
Specifying
RAM digit
Specifying RAM file
Specifying RAM file group
0
01
1
Set
Specifying bit position
Port D output latch
Register Y (4)
D2
D3
D1
D0
0
相關(guān)PDF資料
PDF描述
M34556M4H-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42
M34559G6FP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52
M34559G6-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP52
M34570EDFP 4-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDSO36
M34570M4-XXXFP 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34556M8-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34556MXH-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34556MX-XXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34559G6 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER
M34559G6FP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER