參數(shù)資料
型號: M34C02-W-WMB6TG
廠商: 意法半導(dǎo)體
英文描述: 2 Kbit Serial IC Bus EEPROM for DIMM serial presence detect
中文描述: 2千位串行IC總線的EEPROM內(nèi)存串行存在檢測
文件頁數(shù): 14/31頁
文件大?。?/td> 162K
代理商: M34C02-W-WMB6TG
Device operation
M34C02-W, M34C02-L, M34C02-R
14/31
3.7
Write Operations
Following a Start condition the bus master sends a Device Select Code with the RW bit
reset to 0. The device acknowledges this, as shown in
Figure 8
, and waits for an address
byte. The device responds to the address byte with an acknowledge bit, and then waits for
the data byte.
When the bus master generates a Stop condition immediately after the Ack bit (in the “10
th
bit” time slot), either at the end of a Byte Write or a Page Write, the internal memory Write
cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write
cycle.
During the internal Write cycle, Serial Data (SDA) and Serial Clock (SCL) are ignored, and
the device does not respond to any requests.
3.7.1
Byte Write
After the Device Select Code and the address byte, the bus master sends one data byte. If
the addressed location is hardware write-protected, the device replies to the data byte with
NoAck, and the location is not modified. If, instead, the addressed location is not Write-
protected, the device replies with Ack. The bus master terminates the transfer by generating
a Stop condition, as shown in
Figure 8
.
3.7.2
Page Write
The Page Write mode allows up to 16 bytes to be written in a single Write cycle, provided
that they are all located in the same page in the memory: that is, the most significant
memory address bits are the same. If more bytes are sent than will fit up to the end of the
page, a condition known as ‘roll-over’ occurs. This should be avoided, as data starts to
become overwritten in an implementation dependent way.
The bus master sends from 1 to 16 bytes of data, each of which is acknowledged by the
device if Write Control (WC) is Low. If the addressed location is hardware write-protected,
the device replies to the data byte with NoAck, and the locations are not modified. After each
byte is transferred, the internal byte address counter (the 4 least significant address bits
only) is incremented. The transfer is terminated by the bus master generating a Stop
condition.
相關(guān)PDF資料
PDF描述
M34E02-FDW1T 2 Kbit Serial IC Bus EEPROM Serial Presence Detect for DDR2 DIMMs
M34S32BN CAP 220UF 35V ELECT LXY RAD
M34S32MN 32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page
M34S32MN1T 32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page
M34S32MN5T 32K Serial I2C Bus EEPROM With User-Defined Read-Only Block and 32-Byte OTP Page
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M34C106K125AZSS 功能描述:鉭質(zhì)電容器-濕式 10uF 125volts 10% C Case RoHS:否 制造商:Vishay/Tansitor 電容:2800 uF 電壓額定值:35 V ESR:0.35 Ohms 容差:20 % 端接類型:Axial 工作溫度范圍:- 55 C to + 85 C 制造商庫存號:T4 Case 外殼直徑:9.52 mm 外殼長度:26.97 mm 外殼寬度: 外殼高度: 系列:STE 產(chǎn)品:Tantalum Wet Hermetically Sealed 封裝:Bulk
M34C106K125BZSS 功能描述:鉭質(zhì)電容器-濕式 10uF 125volts 10% C Case RoHS:否 制造商:Vishay/Tansitor 電容:2800 uF 電壓額定值:35 V ESR:0.35 Ohms 容差:20 % 端接類型:Axial 工作溫度范圍:- 55 C to + 85 C 制造商庫存號:T4 Case 外殼直徑:9.52 mm 外殼長度:26.97 mm 外殼寬度: 外殼高度: 系列:STE 產(chǎn)品:Tantalum Wet Hermetically Sealed 封裝:Bulk
M34C106M125AZSS 制造商:Vishay Sprague 功能描述:- Bulk
M34C106M125BZSS 制造商:Vishay Sprague 功能描述:- Bulk
M34C107K030AZSS 功能描述:鉭質(zhì)電容器-濕式 100uF 30volts 10% C Case RoHS:否 制造商:Vishay/Tansitor 電容:2800 uF 電壓額定值:35 V ESR:0.35 Ohms 容差:20 % 端接類型:Axial 工作溫度范圍:- 55 C to + 85 C 制造商庫存號:T4 Case 外殼直徑:9.52 mm 外殼長度:26.97 mm 外殼寬度: 外殼高度: 系列:STE 產(chǎn)品:Tantalum Wet Hermetically Sealed 封裝:Bulk