參數(shù)資料
型號： M368L3324BUM-LCC
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II
中文描述： DDR SDRAM的緩沖模塊184pin緩沖模塊基于512Mb乙芯片與64/72-bit非ECC / ECC的66 TSOP-II
文件頁數(shù)： 8/25頁
文件大?。?/td> 464K
代理商： M368L3324BUM-LCC
DDR SDRAM
256MB, 512MB, 1GB Unbuffered DIMM
Rev. 1.1 June 2005
Parameter
Symbol
CC
(DDR400@CL=3.0)
B3
(DDR333@CL=2.5)
Unit
Note
Min
Max
Min
Max
Row cycle time
tRC
55
60
ns
Refresh row cycle time
tRFC
70
72
ns
Row active time
tRAS
40
70K
42
70K
ns
RAS to CAS delay
tRCD
15
18
ns
Row precharge time
tRP
15
18
ns
Row active to Row active delay
tRRD
10
12
ns
Write recovery time
tWR
15
ns
Last data in to Read command
tWTR
2
1
tCK
Clock cycle time
CL=2.0
tCK
--
7.5
12
ns
CL=2.5
6
12612
ns
CL=3.0
5
10
-
Clock high level width
tCH
0.45
0.55
0.45
0.55
tCK
Clock low level width
tCL
0.45
0.55
0.45
0.55
tCK
DQS-out access time from CK/CK
tDQSCK
-0.55
+0.55
-0.6
+0.6
ns
Output data access time from CK/CK
tAC
-0.65
+0.65
-0.7
+0.7
ns
Data strobe edge to ouput data edge
tDQSQ
-
0.4
-
0.45
ns
22
Read Preamble
tRPRE
0.9
1.1
0.9
1.1
tCK
Read Postamble
tRPST
0.4
0.6
0.4
0.6
tCK
CK to valid DQS-in
tDQSS
0.72
1.28
0.75
1.25
tCK
DQS-in setup time
tWPRES
0
ns
13
DQS-in hold time
tWPRE
0.25
tCK
DQS falling edge to CK rising-setup time
tDSS
0.2
tCK
DQS falling edge from CK rising-hold time
tDSH
0.2
tCK
DQS-in high level width
tDQSH
0.35
tCK
DQS-in low level width
tDQSL
0.35
tCK
Address and Control Input setup time(fast)
tIS
0.6
0.75
ns
15, 17~19
Address and Control Input hold time(fast)
tIH
0.6
0.75
ns
15, 17~19
Address and Control Input setup time(slow)
tIS
0.7
0.8
ns
16~19
Address and Control Input hold time(slow)
tIH
0.7
0.8
ns
16~19
Data-out high impedence time from CK/CK
tHZ
-0.65
+0.65
-0.7
+0.7
ns
11
Data-out low impedence time from CK/CK
tLZ
-0.65
+0.65
-0.7
+0.7
ns
11
Mode register set cycle time
tMRD
10
12
ns
DQ & DM setup time to DQS
tDS
0.4
0.45
ns
j, k
DQ & DM hold time to DQS
tDH
0.4
0.45
ns
j, k
Control & Address input pulse width
tIPW
2.2
ns
18
DQ & DM input pulse width
tDIPW
1.75
ns
18
Exit self refresh to non-Read command
tXSNR
75
ns
Exit self refresh to read command
tXSRD
200
tCK
Refresh interval time
tREFI
7.8
us
14
Output DQS valid window
tQH
tHP
-tQHS
-
tHP
-tQHS
-ns
21
Clock half period
tHP
tCLmin
or tCHmin
-
tCLmin
or tCHmin
-
ns
20, 21
Data hold skew factor
tQHS
0.5
0.55
ns
21
DQS write postamble time
tWPST
0.4
0.6
0.4
0.6
tCK
12
Active to Read with Auto precharge
command
tRAP
15
18
Autoprecharge write recovery +
Precharge time
tDAL
(tWR/tCK)
+
(tRP/tCK)
(tWR/tCK)
+
(tRP/tCK)
tCK
23
12.0 AC Timming Parameters & Specifications
相關(guān)PDF資料
PDF描述
M368L3324DUS DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free (RoHS compliant)
M368L5623MTN DDR SDRAM Unbuffered Module
M368L6523BTM-CCC DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II
M368L6523BTM-LCC DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II
M368L6523BTN-LB3 DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb B-die with 64/72-bit Non ECC/ECC 66 TSOP-II
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M368L3324CUS-CLCC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module
M368L3324DUS 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free (RoHS compliant)
M368L3324DUS-CB3 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free (RoHS compliant)
M368L3324DUS-CCC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free (RoHS compliant)
M368L3324DUS-LB3 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free (RoHS compliant)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*