參數(shù)資料
型號： M38001M8-XXXSS
廠商： Mitsubishi Electric Corporation
英文描述： Quad Low-Noise High-Speed Precision Operational Amplifier 16-SOIC
中文描述： 8位單片機
文件頁數(shù)： 109/173頁
文件大小： 4203K
代理商： M38001M8-XXXSS
3-7
3800 GROUP USER’S MANUAL
APPENDIX
3.1 Electrical characteristics
Note:
The RESET
OUT
goes “H” in sync with the fall of the
φ
clock that is anywhere between about 8 cycle and 13 cycles after the RESET
input goes “H”.
Before
φ
ONW input set up time
After
φ
ONW input hold time
Before
φ
data bus set up time
After
φ
data bus hold time
Before RD ONW input set up time
Before WR ONW input set up time
After RD ONW input hold time
After WR ONW input hold time
Before RD data bus set up time
After RD data bus hold time
t
su(ONW–
φ
)
t
h(
φ
–ONW)
t
su(DB–
φ
)
t
h(
φ
–DB)
t
su
(
ONW
–RD)
t
su
(
ONW
–WR)
th
(
RD
–ONW)
t
h(
WR
–ONW)
t
su(DB–
RD
)
t
h(
RD
–DB)
Symbol
Parameter
Limits
Typ.
Min.
–20
–20
180
ns
ns
ns
ns
Unit
0
–20
–20
185
0
Max.
φ
clock cycle time
φ
clock “H” pulse width
φ
clock “L” pulse width
After
φ
AD
15
–AD
8
delay time
After
φ
AD
15
–AD
8
valid time
After
φ
AD
7
–AD
0
delay time
After
φ
AD
7
–AD
0
valid time
SYNC delay time
SYNC valid time
RD and WR delay time
RD and WR valid time
After
φ
data bus delay time
After
φ
data bus valid time
RD pulse width, WR pulse width
RD pulse width, WR pulse width
(When one-wait is valid)
After AD
15
–AD
8
RD delay time
After AD
15
–AD
8
WR delay time
After AD
7
–AD
0
RD delay time
After AD
7
–AD
0
WR delay time
After RD AD
15
–AD
8
valid time
After WR AD
15
–AD
8
valid time
After RD AD
7
–AD
0
valid time
After WR AD
7
–AD
0
valid time
After WR data bus delay time
After WR data bus valid time
RESET
OUT
output delay time
RESET
OUT
output valid time (Note)
150
150
25
15
200
195
300
300
Symbol
Parameter
Limits
Typ.
Min.
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit
t
c(X
IN
)
–20
t
c(X
IN
)
–20
10
10
3
15
t
c(X
IN
)
–20
3t
c(X
IN
)
–20
t
c(X
IN
)
–145
t
c(X
IN
)
–145
5
5
10
0
2t
c(X
IN
)
15
15
40
20
15
7
10
10
Max.
t
c(
φ
)
t
wH(
φ
)
t
wL(
φ
)
t
d(
φ
–AH)
t
v(
φ
–AH)
t
d(
φ
–AL)
t
v(
φ
–AL)
t
d(
φ
–SYNC)
t
v(
φ
–SYNC)
t
d(
φ
–WR)
t
v(
φ
–WR)
t
d(
φ
–DB)
t
v(
φ
–DB)
t
wL(RD)
t
wL(WR)
t
d(AH–RD)
t
d(AH–WR)
t
d(AL–RD)
t
d(AL–WR)
t
v(RD–AH)
t
v(WR–AH)
t
v(RD–AL)
t
v(WR–AL)
t
d(WR–DB)
t
v(WR–DB)
t
d
(RESET–RESET
OUT
)
t
v(
φ
–RESET)
Test conditions
Fig. 3.1.1
Table 3.1.10 Timing requirements in memory expansion mode and microprocessor mode (2)
(V
CC
= 3.0 V, V
SS =
0 V, T
a
= –20 to 85
°
C, unless otherwise noted)
Table 3.1.11 Switching characteristics in memory expansion mode and microprocessor mode (2)
(V
CC
= 3.0 V, V
SS =
0 V, T
a
= –20 to 85
°
C, unless otherwise noted)
ns
ns
ns
ns
相關(guān)PDF資料
PDF描述
M38001S1-XXXFP Quad Low-Noise High-Speed Precision Operational Amplifier 14-PDIP
M38001S1-XXXFS Quad Low-Noise High-Speed Precision Operational Amplifier 16-SOIC
M38001S1-XXXHP Quad Low-Noise High-Speed Precision Operational Amplifier 16-SOIC
M38001S6-XXXFS JFET-Input High-Output-Drive Low-Power Decompensated Operational Amplifier 8-SOIC
M38001S6-XXXHP 1 watt dc-dc converters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38001S1-DXXXFP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
M38001S1-DXXXSP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
M38001S1-XXXFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER
M38001S1-XXXFS 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER
M38001S1-XXXHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCOMPUTER
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*