2.10 Oscillation circuit
APPLICATION
2–201
3825 GROUP USER’S MANUAL
(4) State transitions of internal clock
φ
Figure 2.10.5 shows the state transitions of the internal clock
φ.
Fig. 2.10.5 State transitions of internal clock
φ
RESET
CM6
“1”
“0”
CM
5
“1”
“0”
CM
6
“1”
“0”
CM
5
“0”
“1”
CM
6
“1”
“0”
CM
4
“1”
“0”
CM
6
“1”
“0”
CM
4
“0”
“1”
CM
6
“1”
“0”
CPU mode register (CPUM)
[Address 3B16]
CM4: Port Xc switch bit
0: I/O port
1: XCIN, XCOUT
CM5: Main clock (XIN–XOUT) stop bit
0: Oscillating
1: Stopped
CM6: Main clock division ratio selection bit
0: f(XIN)/2 (high-speed mode)
1: f(XIN)/8 (middle-speed mode)
CM7: Internal system clock selection bit
0: XIN–XOUT selected
(middle-/high-speed mode)
1: XCIN–XCOUT selected
(low-speed mode)
Middle-speed mode
(f (
φ) = 1 MHz)
CM7 = 0 (8 MHz selected)
CM6 = 1 (Middle-speed)
CM5 = 0 (8 MHz oscillating)
CM4 = 0 (32 kHz stopped)
High-speed mode
(f (
φ) = 4 MHz)
CM7 = 0 (8 MHz selected)
CM6 = 0 (High-speed)
CM5 = 0 (8 MHz oscillating)
CM4 = 0 (32 kHz stopped)
CM
4
“1”
“0”
CM
4
“1”
“0”
Middle-speed mode
(f (
φ ) = 1 MHz)
CM7 = 0 (8 MHz selected)
CM6 = 1 (Middle-speed)
CM5 = 0 (8 MHz oscillating)
CM4 = 1 (32 kHz oscillating)
High-speed mode
(f (
φ ) = 4 MHz)
CM7 = 0 (8 MHz selected)
CM6 = 0 (High-speed)
CM5 = 0 (8 MHz oscillating)
CM4 = 1 (32 kHz oscillating)
CM6
“1”
“0”
CM
7
“1”
“0”
Low-speed mode
(f (
φ ) = 16 kHz)
CM7 = 1 (32 kHz selected)
CM6 = 1 (Middle-speed)
CM5 = 0 (8 MHz oscillating)
CM4 = 1 (32 kHz oscillating)
CM6
“1”
“0”
Low-speed mode
(f (
φ ) = 16 kHz)
CM7 = 1 (32 kHz selected)
CM6 = 0 (High-speed)
CM5 = 0 (8 MHz oscillating)
CM4 = 1 (32 kHz oscillating)
CM
5
“1”
“0”
CM
7
“1”
“0”
CM
5
“1”
“0”
CM6
“1”
“0”
Low-speed mode
(f (
φ ) = 16 kHz)
CM7 = 1 (32 kHz selected)
CM6 = 1 (Middle-speed)
CM5 = 1 (8 MHz stopped)
CM4 = 1 (32 kHz oscillating)
Low-speed mode
(f (
φ ) = 16 kHz)
CM7 = 1 (32 kHz selected)
CM6 = 0 (High-speed)
CM5 = 1 (8 MHz stopped)
CM4 = 1 (32 kHz oscillating)
b4
b7
Notes 1: Switch the mode by the allows shown between the mode blocks.( Do not switch between the mode
directly without an allow.)
2: The all modes can be switched to the stop mode or the wait mode and returned to the source mode when
the stop mode or the wait mode is released.
3: Timer and LCD operate in the wait mode.
4: In middle-/high-speed mode, when the stop mode is released, a delay of approximately 1 ms occurs
automatically by timer 1 and timer 2.
5: In low-speed mode, when the stop mode is released, a delay of approximately 0.25 s occurs automatically
by timer 1 and timer 2.
6: Wait until oscillation stabilizes after oscillating the main clock XIN before the switching from the low-speed
mode to the middle-/high-speed mode.
7: The example assumes that 8 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin.
φ indicates
the internal clock.