- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45046 > M38504M6A-XXXFP 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PDSO42 PDF資料下載
參數(shù)資料
| 型號： | M38504M6A-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PDSO42 |
| 封裝： | 8.40 X 17.50 MM, 0.80 MM PITCH, PLASTIC, SSOP-42 |
| 文件頁數(shù)： | 49/59頁 |
| 文件大?。?/td> | 885K |
| 代理商： | M38504M6A-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
Rev.2.13
Apr 17, 2009
Page 53 of 56
REJ03B0125-0213
3850 Group (Spec.A QzROM version)
Notes on Interrupts
1. Change of relevant register settings
When the setting of the following registers or bits is changed, the
interrupt request bit may be set to “1”. When not requiring the
interrupt occurrence synchronized with these setting, take the
following sequence.
Interrupt edge selection register (address 003A16)
Timer XY mode register (address 002316)
Set the above listed registers or bits as the following sequence.
Fig 52. Sequence of changing relevant register
<Reason>
When setting the followings, the interrupt request bit may be set
to “1”.
When setting external interrupt active edge
Concerned register:Interrupt edge selection register
(address 003A16)
Timer XY mode register (address 002316)
When switching interrupt sources of an interrupt vector
address where two or more interrupt sources are allocated.
Concerned register: Interrupt edge selection register (address
003A16)
2. Check of interrupt request bit
When executing the BBC or BBS instruction to an interrupt
request bit of an interrupt request register immediately after this bit
is set to “0” by using a data transfer instruction, execute one or
more instructions before executing the BBC or BBS instruction.
Fig 53. Sequence of check of interrupt request bit
<Reason>
If the BBC or BBS instruction is executed immediately after an
interrupt request bit of an interrupt request register is cleared to
“0”, the value of the interrupt request bit before being cleared to
“0” is read.
3. Interrupt Request Register 1
Be sure to fix bits 1and 5 of the Interrupt request register 1
(address 003C16) to “0”.
Notes on Timer
If a value n (between 0 and 255) is written to a timer latch, the
frequency division ratio is 1/(n+1).
When switching the count source by the timer 12, X and Y
count source selection bits, the value of timer count is altered
in unconsiderable amount owing to generating of thin pulses in
the count input signals.
Therefore, select the timer count source before set the value to
the prescaler and the timer.
Notes on Serial Interface
1. Notes when selecting clock synchronous serial I/O
(Serial I/O1)
(1) Stop of transmission operation
Clear the serial I/O1 enable bit and the transmit enable bit to “0”
(Serial I/O1 and transmit disabled).
<Reason>
Since transmission is not stopped and the transmission circuit is
not initialized even if only the serial I/O1 enable bit is cleared to
“0” (Serial I/O1 disabled), the internal transmission is running
(in this case, since pins TxD, RxD, SCLK1, and SRDY1 function as
I/O ports, the transmission data is not output). When data is
written to the transmit buffer register in this state, data starts to
be shifted to the transmit shift register. When the serial I/O1
enable bit is set to “1” at this time, the data during internally
shifting is output to the TxD pin and an operation failure occurs.
(2) Stop of receive operation
Clear the receive enable bit to “0” (receive disabled), or clear the
serial I/O1 enable bit to “0” (Serial I/O1 disabled).
(3) Stop of transmit/receive operation
Clear the transmit enable bit and receive enable bit to “0”
simultaneously (transmit and receive disabled).
(when data is transmitted and received in the clock synchronous
serial I/O mode, any one of data transmission and reception
cannot be stopped.)
<Reason>
In the clock synchronous serial I/O mode, the same clock is used
for transmission and reception. If any one of transmission and
reception is disabled, a bit error occurs because transmission and
reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also
operates for data reception. Accordingly, the transmission circuit
does not stop by clearing only the transmit enable bit to “0”
(transmit disabled). Also, the transmission circuit is not
initialized by clearing the serial I/O1 enable bit to “0” (Serial
I/O1 disabled) (refer to (1) in 1).
(4) SRDY1 output of reception side (Serial I/O1)
When signals are output from the SRDY1 pin on the reception side
by using an external clock in the clock synchronous serial I/O
mode, set all of the receive enable bit, the SRDY1 output enable
bit, and the transmit enable bit to “1” (transmit enabled).
Set the interrupt edge select bit (active edge switch bit)
or the interrupt (source) select bit to “1”.
NOP (one or more instructions)
Set the corresponding interrupt enable bit to “0” (disabled).
Set the corresponding interrupt request bit to “0”
(no interrupt request issued).
Set the corresponding interrupt enable bit to “1” (enabled).
* Data transfer instruction:
LDM, LDA, STA, STX, and STY instructions
NOP (one or more instructions)
Clear the interrupt request bit to “0” (no interrupt issued)
Execute the BBC or BBS instruction
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M38503M2A-XXXFP | 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PDSO42 |
| M38503M4A-XXXSP | 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PDIP42 |
| M38503G4AFP | 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PDSO42 |
| M38503G4A-XXXFP | 8-BIT, MROM, 6.25 MHz, MICROCONTROLLER, PDSO42 |
| M38507F8FP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M38507ARLSS | 功能描述:M-SUPPORT TOOL RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| M38507F8AFP#U1 | 功能描述:IC 740/3850 MCU FLASH 42SSOP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:740/38000 產(chǎn)品培訓(xùn)模塊:CAN Basics Part-1 CAN Basics Part-2 Electromagnetic Noise Reduction Techniques Part 1 M16C Product Overview Part 1 M16C Product Overview Part 2 標(biāo)準(zhǔn)包裝:1 系列:M16C™ M32C/80/87 核心處理器:M32C/80 芯體尺寸:16/32-位 速度:32MHz 連通性:EBI/EMI，I²C，IEBus，IrDA，SIO，UART/USART 外圍設(shè)備:DMA，POR，PWM，WDT 輸入/輸出數(shù):121 程序存儲器容量:384KB（384K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:24K x 8 電壓 - 電源 (Vcc/Vdd):3 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 34x10b，D/A 2x8b 振蕩器型:內(nèi)部 工作溫度:-20°C ~ 85°C 封裝/外殼:144-LQFP 包裝:托盤 產(chǎn)品目錄頁面:749 (CN2011-ZH PDF) 配用:R0K330879S001BE-ND - KIT DEV RSK M32C/87 |
| M38507F8AFP#W1 | 制造商:Renesas Electronics Corporation 功能描述:MCU 3/5V 32K PB-FREE 42-SSOP T&R - Tape and Reel |
| M38507F8FP | 制造商:Renesas Electronics Corporation 功能描述:MCU 8-Bit 740 CISC 32KB Flash 5V 42-Pin SSOP 制造商:Renesas Electronics Corporation 功能描述:MCU 8BIT 740 CISC 32KB FLASH 5V 42SSOP - Trays |
| M38507F8FP#U1 | 制造商:Renesas Electronics Corporation 功能描述:MCU 8BIT 740 CISC 32KB FLASH 5V 42SSOP - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。