24
3850 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
WATCHDOG TIMER
The watchdog timer gives a mean of returning to the reset status
when a program cannot run on a normal loop (for example, be-
cause of a software run-away). The watchdog timer consists of an
8-bit watchdog timer L and an 8-bit watchdog timer H.
Standard Operation of Watchdog Timer
When any data is not written into the watchdog timer control reg-
ister (address 0039
16
) after resetting, the watchdog timer is in the
stop state. The watchdog timer starts to count down by writing an
optional value into the watchdog timer control register (address
0039
16
) and an internal reset occurs at an underflow of the watch-
dog timer H.
Accordingly, programming is usually performed so that writing to
the watchdog timer control register (address 0039
16
) may be
started before an underflow. When the watchdog timer control reg-
ister (address 0039
16
) is read, the values of the high-order 6 bits
of the watchdog timer H, STP instruction disable bit, and watch-
dog timer H count source selection bit are read.
G
Initial value of watchdog timer
At reset or writing to the watchdog timer control register (address
0039
16
), each watchdog timer H and L is set to “FF
16
.”
Fig. 28 Structure of Watchdog timer control register
G
Watchdog timer H count source selection bit operation
Bit 7 of the watchdog timer control register (address 0039
16
) per-
mits selecting a watchdog timer H count source. When this bit is
set to “0”, the count source becomes the underflow signal of
watchdog timer L. The detection time is set to 131.072 ms at f(X
IN
)
= 8 MHz frequency and 32.768 s at f(X
CIN
) = 32 kHz frequency.
When this bit is set to “1”, the count source becomes the signal
divided by 16 for f(X
IN
) (or f(X
CIN
)). The detection time in this case
is set to 512
μ
s at f(X
IN
) = 8 MHz frequency and 128 ms at f(X
CIN
)
= 32 kHz frequency. This bit is cleared to “0” after resetting.
G
Operation of STP instruction disable bit
Bit 6 of the watchdog timer control register (address 0039
16
) per-
mits disabling the STP instruction when the watchdog timer is in
operation.
When this bit is “0”, the STP instruction is enabled.
When this bit is “1”, the STP instruction is disabled, once the STP
instruction is executed, an internal reset occurs. When this bit is
set to “1”, it cannot be rewritten to “0” by program. This bit is
cleared to “0” after resetting.
Fig. 27 Block diagram of Watchdog timer
X
IN
Data bus
X
CIN
“10”
“00”
“01”
Main clock division
ratio selection bits
(Note)
“0”
“1”
1/16
Watchdog timer H count
source selection bit
Reset
circuit
STP instruction disable bit
STP instruction
Watchdog timer H (8)
“FF
” is set when
watchdog timer
control register is
written to.
Internal reset
RESET
Watchdog timer L (8)
Note: Any one of high-speed, middle-speed or low-speed mode is selected by bits 7 and 6 of the CPU mode register.
“FF
” is set when
watchdog timer
control register is
written to.
b0
STP instruction disable bit
0: STP instruction enabled
1: STP instruction disabled
Watchdog timer H count source selection bit
0: Watchdog timer L underflow
1: f(X
IN
)/16 or f(X
CIN
)/16
Watchdog timer H (for read-out of high-order 6 bit)
Watchdog timer control register
(WDTCON : address 0039
16
)
b7