38B7 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
PRELIMINARY
Notice: This is not a final specification.
change.
Some parametric limits are subject to
51
Data Setup
(1) 16-timing
ordinary mode
The area of addresses 0E70
16
to 0EDF
16
are used as a FLD au-
tomatic display RAM.
When data is stored in the FLD automatic display RAM, the last
data of FLD port P6 is stored at address 0E70
16
, the last data of
FLD port P5 is stored at address 0E80
16
, the last data of FLD port
P4 is stored at address 0E90
16
, the last data of FLD port P3 is
stored at address 0EA0
16
, the last data of FLD port P1 is stored at
address 0EB0
16
, the last data of FLD port P0 is stored at address
0EC0
16
, and the last data of FLD port P2 is stored at address
0ED0
16
, to assign in sequence from the last data respectively.
The first data of the FLD port P6, P5, P4, P3, P1, P0, and P2 is
stored at an address which adds the value of (the timing number
–
1) to the corresponding addresses 0E70
16
, 0E80
16
, 0E90
16
,
0EA0
16
, 0EB0
16
, 0EC0
16
and 0ED0
16
.
Set the FLD data pointer reload register to the value given by (the
timing number
–
1).
Fig. 51 Example of using FLD automatic display RAM in 16-timing
ordinary mode
(2) 16-timing
gradation display mode
Display data setting is performed in the same way as that of the
16-timing
ordinary mode. Gradation display control data is ar-
ranged at an address resulting from subtracting 0070
16
from the
display data store address of each timing and pin. Bright display is
performed by setting
“
0
”
, and dark display is performed by setting
“
1
”
.
(3) 32-timing Mode
The area of addresses 0E00
16
to 0EDF
16
is used as a FLD auto-
matic display RAM.
When data is stored in the FLD automatic display RAM, the last
data of FLD port P6 is stored at address 0E00
16
, the last data of
FLD port P5 is stored at address 0E20
16
, the last data of FLD port
P4 is stored at address 0E40
16
, the last data of FLD port P3 is
stored at address 0E60
16
, the last data of FLD port P1 is stored at
address 0E80
16
, the last data of FLD port P0 is stored at address
0EA0
16
, and the last data of FLD port P2 is stored at address
0EC0
16
, to assign in sequence from the last data respectively.
The first data of the FLD port P6, P5, P4, P3, P1, P0, and P2 is
stored at an address which adds the value of (the timing number
–
1) to the corresponding addresses 0E00
16
, 0E20
16
, 0E40
16
,
0E60
16
, 0E80
16
, 0EA0
16
and 0EC0
16
.
Set the FLD data pointer reload register to the value given by (the
timing number
–
1).
N
(
F
u
L
m
D
b
e
d
r
t
o
a
f
p
t
i
o
m
i
i
n
t
g
e
:
8
r
e
a
n
r
l
o
a
d
r
e
g
i
s
t
e
r
=
7
)
A
d
0
d
r
E
e
s
s
7
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
8
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
A
F
1
0
1
1
1
2
1
3
1
4
1
5
1
6
1
7
1
8
1
9
1
A
1
B
1
C
1
D
1
E
1
F
1
0
1
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
7
7
7
7
7
7
7
7
7
7
7
7
7
7
7
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
1
1
2
1
3
1
4
1
5
1
6
1
7
1
8
1
9
1
A
1
B
1
C
1
D
1
E
1
F
1
0
1
1
1
2
1
3
1
4
1
5
1
6
1
7
1
8
1
9
1
A
1
B
1
C
1
D
1
E
1
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
1
1
2
1
3
1
4
1
5
1
6
1
7
1
8
1
9
1
A
1
B
1
C
1
D
1
E
1
F
1
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
0
1
6
T
l
h
a
e
s
l
d
a
a
s
t
a
t
i
o
m
f
i
n
F
g
L
(
T
h
e
t
t
D
P
6
)
T
f
i
r
m
s
i
n
d
g
a
f
t
o
a
r
s
f
t
a
F
r
L
t
(
T
h
e
i
t
o
D
P
6
)
T
l
h
a
e
s
l
d
a
a
s
t
a
t
i
o
m
f
i
n
F
g
L
(
T
h
e
t
t
D
P
5
)
T
f
i
r
m
s
i
n
d
g
a
f
t
o
a
r
s
f
t
a
F
r
L
t
(
T
h
e
i
t
o
D
P
5
)
T
l
h
a
e
s
l
d
a
a
s
t
a
t
i
o
m
f
i
n
F
g
L
(
T
h
e
t
t
D
P
4
)
T
f
i
r
m
s
i
n
d
g
a
f
t
o
a
r
s
f
t
a
F
r
L
t
(
T
h
e
i
t
o
D
P
4
)
T
l
h
a
e
s
l
d
a
a
s
t
a
t
i
o
m
f
i
n
F
g
L
(
T
h
e
t
t
D
P
3
)
T
f
i
r
m
s
i
n
d
g
a
f
t
o
a
r
s
f
t
a
F
r
L
t
(
T
h
e
i
t
o
D
P
3
)
7
6
5
4
3
2
1
0
B
i
t
A
d
d
r
E
e
s
s
B
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
B
B
B
B
B
B
B
B
B
B
B
B
B
B
B
C
1
1
2
1
3
1
4
1
5
1
6
1
7
1
8
1
9
1
A
1
B
1
C
1
D
1
E
1
F
1
0
1
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
0
0
1
6
T
l
h
a
e
s
l
d
a
a
s
t
a
t
i
o
m
f
i
n
F
g
L
(
T
h
e
t
t
D
P
1
)
F
L
D
P
1
d
a
t
a
a
r
e
a
T
f
i
r
m
s
i
n
d
g
a
f
t
o
a
r
s
f
t
a
F
r
L
t
(
T
h
e
i
t
o
D
P
1
)
7
6
5
4
3
2
1
0
B
i
t
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
D
1
1
2
1
3
1
4
1
5
1
6
1
7
1
8
1
9
1
A
1
B
1
C
1
D
1
E
1
F
1
0
1
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
E
E
E
E
E
E
E
E
E
E
E
E
E
E
E
D
D
D
D
D
D
D
D
D
D
D
D
D
D
D
1
1
2
1
3
1
4
1
5
1
6
1
7
1
8
1
9
1
A
1
B
1
C
1
D
1
E
1
F
1
6
6
6
6
6
6
6
6
6
6
6
6
6
6
6
T
l
h
a
e
s
l
d
a
a
s
t
a
t
i
o
m
f
i
n
F
g
L
(
T
h
e
t
t
D
P
0
)
F
L
D
P
0
d
a
t
a
a
r
e
a
T
f
i
r
m
s
i
n
d
g
a
f
t
o
a
r
s
f
t
a
F
r
L
t
(
T
h
e
i
t
o
D
P
0
)
T
l
h
a
e
s
l
d
a
a
s
t
a
t
i
o
m
f
i
n
F
g
L
(
T
h
e
t
t
D
P
2
)
F
L
D
P
2
d
a
t
a
a
r
e
a
T
f
i
r
m
s
i
n
d
g
a
f
t
o
a
r
s
f
t
a
F
r
L
t
(
T
h
e
i
t
o
D
P
2
)
F
L
D
P
3
d
a
t
a
a
r
e
a
F
L
D
P
4
d
a
t
a
a
r
e
a
F
L
D
P
6
d
a
t
a
a
r
e
a
F
L
D
P
5
d
a
t
a
a
r
e
a