- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69017 > M48T212V-85MH1F (STMICROELECTRONICS) REAL TIME CLOCK, PDSO44 PDF資料下載
參數(shù)資料
| 型號： | M48T212V-85MH1F |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復及定時提取 |
| 英文描述： | REAL TIME CLOCK, PDSO44 |
| 封裝： | 0.330 INCH, ROHS COMPLIANT, PLASTIC, SOH-44 |
| 文件頁數(shù)： | 4/35頁 |
| 文件大?。?/td> | 348K |
| 代理商： | M48T212V-85MH1F |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
Obsolete
Product(s)
- Obsolete
Product(s)
Operation
M48T212V
Table 5.
Read mode AC characteristics
2.3
Write mode
The M48T212V is in the WRITE Mode whenever W (WRITE Enable) and E (Chip Enable)
are in a low state after the address inputs are stable. The start of a WRITE is referenced
from the latter occurring falling edge of W or E. A WRITE is terminated by the earlier rising
edge of W or E. The addresses must be held valid throughout the cycle. E or W must return
high for a minimum of tEHAX from Chip Enable or tWHAX from WRITE Enable prior to the
initiation of another READ or WRITE cycle. Data-in must be valid tDVWH prior to the end of
WRITE and remain valid for tWHDX afterward.
G should be kept high during WRITE cycles to avoid bus contention; although, if the output
bus has been activated by a low on E and G a low on W will disable the outputs tWLQZ after
W falls.
When E is low during the WRITE, one of the on-board TIMEKEEPER registers will be
selected and data will be written into the device. When EX is low (and E is high) an external
SRAM location is selected.
Note:
Care should be taken to avoid taking both E and EX low simultaneously to avoid bus
contention.
Symbol
Parameter(1)
1.
Valid for ambient operating temperature: TA = 0 to 70°C; VCC = 3.0 to 3.6V (except where noted).
M48T212V
Unit
–85
Min
Max
tAVAV
Read cycle time
85
ns
tAVQV
Address valid to output valid
85
ns
tELQV
Chip enable low to output valid
85
ns
tGLQV
Output enable low to output valid
35
ns
tELQX
(2)
2.
CL = 5pF.
Chip enable low to output transition
5
ns
tGLQX
Output enable low to output transition
0
ns
tEHQZ
Chip enable high to output Hi-Z
25
ns
tGHQZ
Output enable high to output Hi-Z
25
ns
tAXQX
Address transition to output transition
5
ns
相關PDF資料 |
PDF描述 |
|---|---|
| M48T212V-85MH1E | REAL TIME CLOCK, PDSO44 |
| M48T35V-10PC1 | 1 TIMER(S), REAL TIME CLOCK, PDIP28 |
| M48T35V-10MH1 | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M48T35V-10MH1TR | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M48T512V-85PM1 | 0 TIMER(S), REAL TIME CLOCK, PDIP32 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M48T212V-85MH1TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5V/3.3V TIMEKEEPER[ CONTROLLER |
| M48T212V-85MH6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5V/3.3V TIMEKEEPER[ CONTROLLER |
| M48T212V-85MH6E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5V/3.3V TIMEKEEPER CONTROLLER Supervisor |
| M48T212V-85MH6F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5V/3.3V TIMEKEEPER CONTROLLER Supervisor |
| M48T212V-85MH6TR | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5V/3.3V TIMEKEEPER[ CONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。