- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359068 > M48Z32V-35MT6TR (意法半導(dǎo)體) 3.3V, 256 Kbit 32 Kbit x 8 ZEROPOWER SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | M48Z32V-35MT6TR |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 3.3V, 256 Kbit 32 Kbit x 8 ZEROPOWER SRAM |
| 中文描述： | 3.3伏，256千位32千位× 8 ZEROPOWER的SRAM |
| 文件頁(yè)數(shù)： | 7/16頁(yè) |
| 文件大小： | 103K |
| 代理商： | M48Z32V-35MT6TR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
7/16
M48Z32V
READ Mode
The M48Z32V is in the READ Mode whenever W
(WRITE Enable) is high, E (Chip Enable) is low.
The device architecture allows ripple-through ac-
cess of data from eight of 262,144 locations in the
static storage array. Thus, the unique address
specified by the 15 Address Inputs defines which
one of the 32,768 bytes of data is to be accessed.
Valid data will be available at the Data I/O pins
within Address Access time (t
AVQV
) after the last
address input signal is stable, providing that the E
and G access times are also satisfied. If the E and
G access times are not met, valid data will be
available after the latter of the Chip Enable Access
time (t
ELQV
) or Output Enable Access time
(t
GLQV
).
The state of the eight three-state Data I/O signals
is controlled by E and G. If the outputs are activat-
ed before t
AVQV
, the data lines will be driven to an
indeterminate state until t
AVQV
. If the Address In-
puts are changed while E and G remain active,
output data will remain valid for Output Data Hold
time (t
AXQX
) but will go indeterminate until the next
Address Access.
Figure 6. READ Mode AC Waveforms
Note: WRITE Enable (W) = High.
AI00925
tAVAV
tAVQV
tAXQX
tELQV
tELQX
tEHQZ
tGLQV
tGLQX
tGHQZ
VALID
A0-A14
E
G
DQ0-DQ7
VALID
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M48Z35 | 256 Kbit 32Kb x8 ZEROPOWER SRAM |
| M48Z35-70MH1 | 256 Kbit 32Kb x8 ZEROPOWER SRAM |
| M48Z35-70MH1TR | 256 Kbit 32Kb x8 ZEROPOWER SRAM |
| M48Z35-70MH6 | 256 Kbit 32Kb x8 ZEROPOWER SRAM |
| M48Z35-70MH6TR | 256 Kbit 32Kb x8 ZEROPOWER SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M48Z32VMT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:3.3V, 256 Kbit 32 Kbit x 8 ZEROPOWER SRAM |
| M48Z32Y-85PC1 | 功能描述:NVRAM DISC BY STM 11/99 RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度:8 bit 存儲(chǔ)容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問(wèn)時(shí)間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube |
| M48Z35 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit 32Kb x8 ZEROPOWER SRAM |
| M48Z35_07 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256Kbit (32Kbit x 8) ZEROPOWER SRAM |
| M48Z35_10 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256 Kbit (32 Kbit x 8) ZEROPOWER?? SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。