34
ispMACH 4A Family
BLOCK DIAGRAM – M4A3-384/160, M4A3-384/192
Central
Switch
Matrix
Block B
CLK0–CLK3
Block A
Block GX
Block HX
Block C
Block F
Block D
Block E
Block FX
Block CX
Block EX
Block DX
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
4
OE
8
16
8
4
16
24
8
16
36
4
8
24
36
4
8
16
4
16
OE
8
24
36
4
8
16
4
16
OE
4
8
36
24
16
8
16
8
4
16
OE
4
36
24
16
8
16
4
8
OE
4
36
24
16
8
16
4
8
4
8
36
24
16
8
16
8
4
16
OE
8
16
8
4
16
24
8
16
36
4
OE
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
I/O Cells
Macrocells
72 X 90
AND Logic Array
and Logic Allocator
Clock
Generator
Input
Switch
Matrix
Output Switch
Matrix
OE
8
16
8
4
16
24
8
16
36
4
8
24
36
4
8
16
4
16
OE
8
24
36
4
8
16
4
16
OE
4
8
36
24
16
8
16
8
4
16
OE
4
36
24
16
8
16
4
8
OE
4
36
24
16
8
16
4
8
4
8
36
24
16
8
16
8
4
16
OE
8
16
8
4
16
24
8
16
36
4
OE
Block G
Block J
Block H
Block I
Block BX
Block O
Block AX
Block P
Detail A
Repeat Detail A
Block L
Block K
Block M
Block N
17466G-067