參數(shù)資料
型號： M5-320/160-7YC
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 2/42頁
文件大?。?/td> 0K
描述： IC CPLD ISP 320MC 160IO 208PQFP
標準包裝： 24
系列： MACH® 5
可編程類型： 系統(tǒng)內可編程
最大延遲時間 tpd(1)： 7.5ns
電壓電源 - 內部： 4.75 V ~ 5.25 V
宏單元數(shù)： 320
輸入/輸出數(shù)： 160
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 208-BFQFP
供應商設備封裝： 208-PQFP（28x28）
包裝： 托盤
10
MACH 5 Family
MULTIPLE I/O AND DENSITY OPTIONS
The MACH 5 family offers six macrocell densities in a number of I/O options. This allows designers to choose
a device close to their logic density and I/O requirements, thus minimizing costs. For the same package type,
every density has the same pin-out. With proper design considerations, a design can be moved to a higher or
lower density part as required.
IEEE 1149.1 - COMPLIANT BOUNDARY SCAN TESTABILITY
Most MACH 5 devices have boundary scan registers and are compliant to the IEEE 1149.1 standard. This
allows functional testing of the circuit board on which the device is mounted through a serial scan path that
can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and
loaded directly onto test nodes, or test node data to be captured and shifted out for verification. In addition,
these devices can be linked into a board-level serial scan path for more complete board-level testing.
IEEE 1149.1 - COMPLIANT IN-SYSTEM PROGRAMMING
Programming devices in-system provides a number of significant benefits including: rapid prototyping, lower
inventory levels, higher quality, and the ability to make in-field modifications. All MACH 5 devices provide in-
system programming (ISP) capability through their IEEE 1149.1-compliant Boundary Scan Test Access Port.
By using the IEEE 1149.1-compliant Boundary Scan Test Access Port as the communication interface
through which ISP is achieved, customers get the benefit of a standard, well-defined interface.
MACH 5 devices can be programmed across the commercial temperature and voltage range. The PC-based
LatticePRO software facilitates in-system programming of MACH 5 devices. LatticePRO software takes the
JEDEC file output produced by design implementation software, along with information about the Boundary
Scan chain, and creates a set of vectors that are used to drive the Boundary Scan chain. LatticePRO software
can use these vectors to drive a Boundary Scan chain via the parallel port of a PC. Alternatively, LatticePRO
software can output files in formats understood by common automated test equipment. This equipment can
then be used to program MACH 5 devices during the testing of a circuit board.
PCI COMPLIANT
MACH 5 devices in the -5/-6/-7/-10/-12 speed grades are compliant with the PCI Local Bus Specification
version 2.1, published by the PCI Special Interest Group (SIG). The 5-V devices are fully PCI-compliant. The
3.3-V devices are mostly compliant but do not meet the PCI condition to clamp the inputs as they rise above
VCC because of their 5-V input tolerant feature. MACH 5 devices provide the speed, drive, density, output
enables and I/Os for the most complex PCI designs.
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相關PDF資料
PDF描述
ACB30DHAD CONN EDGECARD 60POS R/A .050 DIP
DEBF33D472ZA2B CAP CER 4700PF 2KV RADIAL
PQ1X501M2ZPH IC REG LDO 5V .15A SOT-23-5
M5-320/160-10YI IC CPLD ISP 320MC 160IO 208PQFP
ISPLSI 1048C-50LQ IC PLD ISP 96I/O 22NS 128PQFP
相關代理商/技術參數(shù)
參數(shù)描述
M53-20171HLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20171VLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20190HLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20190VLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
M53-20350HLF 制造商:BITECH 制造商全稱:Bi technologies 功能描述:High Power Low Cost Inductors
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*